



# **D150SV Series**

Customer:	
Customer	
Part Number:	
InnoDisk	
Part Number:	
InnoDisk	
Model Name:	
Date:	

InnoDisk	Customer
Approver	Approver

The Total Solution For Industrial Flash Storage

# Table of contents

REVISION HISTORY	3
LIST OF FIGURES	4
PRODUCT OVERVIEW	5
1.1 INTRODUCTION OF INNODISK SATADOM D150SV	5
1.2 Product View	5
1.3 Product Models	5
1.4 SATA INTERFACE	5
1.5 CAPACITY	5
2. THEORY OF OPERATION	6
2.1 Overview	6
2.2 SATA II CONTROLLER	6
2.3 Error Detection and Correction	7
2.4 WEAR-LEVELING	7
2.5 BAD BLOCKS MANAGEMENT	7
3. INSTALLATION REQUIREMENTS	8
3.1 SATADOM D150SV PIN DIRECTIONS	8
3.2 ELECTRICAL CONNECTIONS FOR SATADOM D150SV	8
3.3 DEVICE DRIVE	8
4. SPECIFICATIONS	9
4.1 CE AND FCC COMPATIBILITY	9
4.2 ROHS COMPLIANCE	9
4.3 Environmental Specifications	9
4.3.1 Temperature Ranges	9
4.3.2 Humidity	9
4.3.3 Shock and Vibration	9
4.3.4 Mean Time between Failures (MTBF)	9
4.4 Endurance	10
4.5 Transfer Mode	10
4.6 Pin Assignment	10
4.7 PIN7 VCC	11
4.8 MECHANICAL DIMENSIONS	12
4.9 Weight	13
4.10 Performance	13
4.11 Seek Time	13
4.12 Hot Plug	13
4.13 NAND FLASH MEMORY	13

4.14 ELECTRICAL SPECIFICATIONS	
4.14.1 Power Requirement	
4.14.2 Power Consumption	
4.15 Device Parameters	
5. SUPPORTED ATA COMMANDS	
5.1 SUPPORTED ATA COMMANDS	16
5.1.1 Check Power Mode	
5.1.2 IDENTIFY DEVICE	
5.1.3 IDLE	
5.1.4 Idle Immediate	
5.1.5 SMART	
5.1.6 Read Multiple	
5.1.7 Read Sector(s)	
5.1.8 Read Verify Sector	
5.1.9 Read DMA	
5.1.10Set Multiple Mode	
5.1.11 Set Sleep Mode	
5.1.12 Flush Cache	
5.1.13 Standby	
5.1.14Standby Immediate	
5.1.15 Write Multiple	
5.1.16Write Sector	
5.1.17Write DMA	
5.1.18Execute Device Diagnostic	
5.1.19Security Set Password	
5.1.20Security Unlock	
5.1.21 Security Erase Prepare	
5.1.22 Security Erase Unit	
5.1.23 Security Freeze Lock	
5.1.24 Security Disable Password	
6. PART NUMBER RULE	77
7. APPENDIX	
7.1 POWER CABLE SPECIFICATIONS	

# **REVISION HISTORY**

Revision	Description	Date
1.0	First Released	April 2011
1.01	Modify Pin7 description	DEC, 2012



# List of Figures

FIGURE 1: INNODISK SATADOM D150SV	5
FIGURE 2: INNODISK SATADOM D150SV BLOCK DIAGRAM	6
FIGURE 3: SIGNAL SEGMENT AND POWER SEGMENT	8
FIGURE 4: FUSE CIRCUIT DESIGN FOR SATADOM D150SV WITH PIN7 VCC	11
FIGURE 5: SATADOM D150SV MECHANICAL DIMENSIONS	12
FIGURE 6: SATADOM D150SV POWER CABLE MECHANICAL DRAWING	77

# **Product Overview**

# 1.1 Introduction of InnoDisk SATADOM D150SV

InnoDisk Serial ATA Disk on Module (SATADOM) D150SV supports SATA II standard (3Gb/s) interface with good performance and thus performs faster data transfer rate. Sustain read is 67MB (Max) per second, and sustain write is 64MB (Max) per second. Moreover, InnoDisk SATADOM D150SV is designed as the smallest form factor size that could enhance compatibility with various applications. InnoDisk SATADOM D150SV has patented power pin7 header. In other words, it can connect to the SATA port without additional power cable.

InnoDisk SATADOM D150SV is also suitable in industrial field. It effectively reduces the booting time of operation system and the power consumption is less than hard disk drive (HDD). InnoDisk SATADOM D150SV can work under harsh environment and complies with ATA protocol, no additional drives are required, and the SSD can be configured as a boot device or data storage device.

# **1.2 Product View**



Figure 1: InnoDisk SATADOM D150SV

# **1.3 Product Models**

InnoDisk SATADOM D150SV is available in follow capacities. SATADOM D150SV TSOP 01GB ~ 16GB

# 1.4 SATA Interface

InnoDisk SATADOM D150SV supports SATA II interface, and compliant with Serial ATA Gen 1 and Gen 2 specification (Gen2 supports 1.5Gbps /3.0Gbps data rate). SATA connector uses a 7-pin signal segment.

# 1.5 Capacity

SATADOM D150SV provides unformatted 1GB, 2GB, 4GB, 8GB and 16GB capacities within SLC Flash IC.

# 2. Theory of operation

# 2.1 Overview

Figure 2 shows the operation of InnoDisk SATADOM D150SV from the system level, including the major hardware blocks.




Figure 2: InnoDisk SATADOM D150SV Block Diagram

InnoDisk SATADOM D150SV integrates a SATA II controller and NAND flash memories. Communication with the host occurs through the host interface, using the standard ATA protocol. Communication with the flash device(s) occurs through the flash interface.

# 2.2 SATA II Controller

The SATA II controller is 3.0 Gbps (Gen. 2), and support hot-plug. The Serial ATA physical, link and transport layers are compliant with Serial ATA Gen 1 and Gen 2 specification (Gen 2 supports 1.5Gbps/3.0Gbps data rate).

The controller is equipped with 96KB of internal memory. 64 KB of memory is used for data buffer, and 32 KB is used for general purpose. The internal memory can also be used as an intermediate memory for storing data blocks during a wear-leveling procedure. There are 40KB of internal memory is used for code. A 10KB internal boot ROM includes basic routines for accessing the flash memories and for loading the main code into the internal memory.

# 2.3 Error Detection and Correction

Highly sophisticated Error Correction Code algorithms are implemented. The ECC unit consists of the Parity Unit (parity-byte generation) and the Syndrome Unit (syndrome-byte computation). This unit implements an algorithm that can correct 16 bits per 512 bytes in an ECC block. Code-byte generation during write operations, as well as error detection during read operation, is implemented on the fly without any speed penalties.

# 2.4 Wear-Leveling

Flash memory can be erased within a limited number of times. This number is called the *erase cycle limit* or *write endurance limit* and is defined by the flash array vendor. The erase cycle limit applies to each individual erase block in the flash device.

InnoDisk SATADOM D150SV/D150SVH uses a static wear-leveling algorithm to ensure that consecutive writes of a specific sector are not written physically to the same page/block in the flash. This spreads flash media usage evenly across all pages, thereby extending flash lifetime.

# 2.5 Bad Blocks Management

Bad Blocks are blocks that contain one or more invalid bits whose reliability are not guaranteed. The Bad Blocks may be presented while the SSD is shipped, or may generate during the life time of the SSD. When the Bad Blocks is detected, it will be flagged, and not be used anymore. The SSD implement Bad Blocks management and replacement, Error Correct Code to avoid data error occurred. The functions will be enabled automatically to transfer data from Bad Blocks to spare blocks, and correct error bit. After the reserved block less than 10, the SSD will be locked, and cannot be written anymore. Host can send a vendor ATA command to unlock the SSD for backup data or system from SSD.

# **3. Installation Requirements**

# 3.1 SATADOM D150SV Pin Directions




Figure 3: Signal Segment and Power Segment

# 3.2 Electrical Connections for SATADOM D150SV

A Serial ATA device may be either directly connected to a host or connected to a host through a cable. For connection via cable, the cable should be no longer than 1 meter. The SATA interface has a separate connector for the power supply. Please refer to the pin description for further details.

# 3.3 Device drive

No additional device drives are required. InnoDisk SATADOM D150SV can be configured as a boot device.

# 4. Specifications

# 4.1 CE and FCC Compatibility

InnoDisk SATADOM D150SV conforms to CE and FCC requirements.

# 4.2 RoHS Compliance

InnoDisk SATADOM D150SV is fully compliant with RoHS directive.

# **4.3 Environmental Specifications**

## 4.3.1 Temperature Ranges

Operating Temperature Range:

- Standard Grade: 0°C ~ +70°C
- Industrial Grade: -40°C ~ +85°C

Storage Temperature Range:

- Standard Grade: -55°C to +95°C

# 4.3.2 Humidity

Relative Humidity: 10-95%, non-condensing

# 4.3.3 Shock and Vibration

#### Table 1: Shock/Vibration Testing for InnoDisk SATADOM D150SV

Reliability	Test Conditions
Vibration	7 Hz to 2000 Hz, 5g, 3 axes
Mechanical Shock	Duration: 10ms, 50 g, 3 axes

# 4.3.4 Mean Time between Failures (MTBF)

Table 2 summarizes the MTBF prediction results for various InnoDisk SATADOM D150SV configurations. The analysis was performed using a RAM Commander<sup>™</sup> failure rate prediction.

- Failure Rate: The total number of failures within an item population, divided by the total number of life units expended by that population, during a particular measurement interval under stated condition.
- · Mean Time between Failures (MTBF): A basic measure of reliability for repairable items: The mean



number of life units during which all parts of the item perform within their specified limits, during a particular measurement interval under stated conditions.

Product	Condition	MTBF (Hours)
InnoDisk SATADOM D150SV	Telcordia SR-332 GB, 25°C	>3,000,000

#### Table 2: InnoDisk SATADOM D150SV MTBF

### 4.4 Endurance

Read Cycles: Unlimited Read Cycles.

Data Retention: 10 years.

Wear-Leveling Algorithm: support.

Bad Blocks Management: Support

Error Correct Code: Support

## 4.5 Transfer Mode

InnoDisk SATADOM D150SV support following transfer mode:

PIO Mode 0~4. Ultra DMA 0~6. Serial ATA I 1.5Gbps Serial ATA II 3.0Gbps

## 4.6 Pin Assignment

InnoDisk SATADOM D150SV uses a SATA pin-out. Table 3 details the pin name, types and contact order of the two internal micro SATA plug options. A brief description is also included for signal, ground and power pins. There are total of 7 pins in the signal segment.

7Pin	Signal	Function
Pin 1	GND	Shielding
Pin 2	A+	Differential signal to A
Pin 3	A-	Differential signal to A-
Pin 4	GND	Shielding
Pin 5	В-	Differential signal to B
Pin 6	B+	Differential signal to B
Pin 7	GND/VCC (+5V)	Shielding/Power

Table 3: InnoDisk SATADOM D150SV Pin Assignment


# 4.7 Pin7 VCC

SATADOM D150SV with Pin7 VCC, it is defined Pin7 as VCC on the SATA connector. Thus the power would come from SATA connector Pin7 VCC. Customers DO NOT have to use the power cable for power supply. Such a wireless design of SATADOM D150SV with Pin7 VCC brings more convenience to customers' system. The followings are the points customers have to be careful of while designing in SATADOM D150SV with Pin7 VCC.

SATADOM D150SV with Pin7 VCC is designed with a fuse (polyswitch 500mA, 6V) on Pin7's circuit. Such a design could avoid any potential damage to customers' system.

When customers use SATADOM D150SV with Pin7 VCC and the host SATA socket does not have power on pin 7, external power must be provided to the SATADOM from the 2pin connector on the side.

To have the advantages of SATADOM D150SV with Pin7 VCC, and to avoid any potential damage to customers' board designed with VCC power supply, InnoDisk suggests that customers MUST design their board with a fuse which should be designed before the SATA socket Pin7 VCC. In other words, customers are suggested NOT TO layout 5V VCC to SATA socket on board directly. A circuit diagram example to explain this is shown as below.



# SATADOM OCP CIRCUIT REFERENCE

## Figure 4: Fuse circuit design for SATADOM D150SV with Pin7 VCC

It can be used 1. Power Switch or 2. Jumper+Fuse to select the SATADOM pin 7 for VCC 5V or GND.



# 4.8 Mechanical Dimensions




Figure 5: SATADOM D150SV mechanical dimensions

(\*Tolerance is ±0.1mm)

# 4.9 Weight

SATADOM D150SV: 5.5g±1g

# 4.10 Performance

Produc	ct Name	128MB	256MB	512MB	1GB	2GB	4GB	8GB	16GB
D150 SV	Sequential Read	21MB/s	21MB/s	23MB/s	23MB/s	24MB/s	31MB/S	35MB/S	35MB/S
TSOP	Sequential Write	6MB/s	6MB/s	9MB/s	9MB/s	18MB/s	18MB/S	31MB/S	31MB/S

## 4.11 Seek Time

InnoDisk SATADOM D150SV is not a magnetic rotating design. There is no seek or rotational latency required.

# 4.12 Hot Plug

The SSD support hot plug function and can be removed or plugged-in during operation. User has to avoid hot plugging the SSD which is configured as boot device and installed operation system.

Surprise hot plug : The insertion of a SATA device into a backplane (combine signal and power) that has power present. The device powers up and initiates an OOB sequence.

Surprise hot removal: The removal of a SATA device from a powered backplane, without first being placed in a quiescent state.

# 4.13 NAND Flash Memory

InnoDisk SATADOM D150SV uses Single Level Cell (SLC) NAND flash memory, which is non-volatility, high reliability which has 100,000 program/erase times and high speed memory storage.

# **4.14 Electrical Specifications**

## **4.14.1 Power Requirement**

#### Table 5: InnoDisk SATADOM D150SV Power Requirement

Item	Symbol	Rating	Unit
Input voltage	V <sub>IN</sub>	+5DC +- 5% 500mA (max.)	V

## 4.14.2 Power Consumption

#### Table 6: Power Consumption

Mode	Power Consumption
Read	235mA (max.)
Write	254mA (max.)
Idle	100mA (max.)

# 4.15 Device Parameters

SATADOM D150SV device parameters listed in Table 7.

Capacity	Cylinders	Heads	Sectors	LBA	User capacity(MB)
128MB	242	16	63	243936	119MB
256MB	485	16	63	488880	238MB
512MB	970	16	63	977760	477MB
1GB	1959	16	63	1974672	964MB
2GB	3897	16	63	3928176	1918MB
4GB	7773	16	63	7835184	3825MB
8GB	15525	16	63	15649200	7641MB
16GB	16383	16	63	31277232	15272MB

 Table 7: Device parameters

# **5. Supported ATA Commands**

# **5.1 Supported ATA Commands**

InnoDisk SATADOM D150SV/D150SVH supports the commands listed in Table 8.

Table 8: ATA Commands										
Command Name	Code	PARA	METE	RS US	ED					
Command Name	Code	SC	SN	CY	DR	HD	FT			
CHECK POWER MODE	E5h	0	Х	Х	0	Х	Х			
DEVICE CONFIGURATION OVERLAY	B1h	Х	Х	Х	0	Х	0			
EXECUTE DIAGNOSTICS	90h	Х	Х	Х	0	Х	Х			
FLUSH CACHE	E7h	Х	Х	Х	0	Х	Х			
FLUSH CACHE EXT	EAh	Х	Х	Х	0	Х	Х			
IDENTIFY DEVICE	ECh	Х	Х	Х	0	Х	Х			
IDLE	E3h	0	Х	Х	0	Х	Х			
IDLE IMMEDIATE	E1h	Х	Х	Х	0	Х	Х			
NOP	00h	F	F	F	0	Х	0			
INITIALIZE DEVICE PARAMETERS	91h	0	Х	Х	0	0	Х			
READ BUFFER	E4h	Х	Х	Х	0	Х	Х			
READ DMA	C8h or C9h	0	0	0	0	0	Х			
READ DMA EXT	25h	0	0	0	0	0	Х			
READ FPDMA QUEUED	60h	0	0	0	0	0	0			
READ LOG EXT	2Fh	0	0	0	0	0	0			
READ MULTIPLE	C4h	0	0	0	0	0	Х			
READ MULTIPLE EXT	29h	0	0	0	0	0	Х			
READ NATIVE MAX ADDRESS	F8h	Х	Х	Х	0	Х	Х			
READ NATIVE MAX ADDRESS EXT	27h	Х	Х	Х	0	Х	Х			
READ SECTOR(S)	20h or 21h	0	0	0	0	0	Х			
READ SECTOR(S) EXT	24h	0	0	0	0	0	Х			
READ VERIFY SECTOR(S)	40h or 41h	0	0	0	0	0	Х			
READ VERIFY SECTOR(S) EXT	42h	0	0	0	0	0	Х			
RECALIBRATE	10h	Х	Х	Х	0	Х	Х			
SECURITY DISABLE PASSWORD	F6h	Х	Х	Х	0	Х	Х			
SECURITY ERASE PREPARE	F3h	Х	Х	Х	0	Х	Х			
SECURITY ERASE UNIT	F4h	х	х	х	0	х	х			
SECURITY FREEZE LOCK	F5h	Х	х	х	0	Х	Х			
SECURITY SET PASSWORD	F1h	Х	х	х	0	Х	Х			
SECURITY UNLOCK	F2h	Х	Х	х	0	Х	Х			

## Table 8: ATA Commands

SEEK	7xh	Х	Х	0	0	0	Х
SET FEATURES	EFh	0	Х	Х	0	Х	0
SET MAX	F9h	0	0	0	0	0	0
SET MAX ADDRESS EXT	37h	0	0	0	0	0	Х
SET MULTIPLE MODE	C6h	0	Х	Х	0	Х	Х
SLEEP	E6h	Х	Х	Х	0	Х	Х
SMART	B0h	Х	Х	0	0	Х	0
STANDBY	E2h	Х	Х	Х	0	Х	Х
STANDBY IMMEDIATE	E0h	Х	Х	Х	0	Х	Х
WRITE BUFFER	E8h	Х	Х	Х	0	Х	Х
WRITE DMA	CAh or CBh	0	0	0	0	0	Х
WRITE DMA EXT	35h	0	0	0	0	0	Х
WRITE DMA FUA EXT	3Dh	0	0	0	0	0	Х
WRITE FPDMA QUEUED	61h	0	0	0	0	0	0
WRITE LOG EXT	3Fh	0	0	0	0	0	Х
WRITE MULTIPLE	C5h	0	0	0	0	0	Х
WRITE MULTIPLE EXT	39h	0	0	0	0	0	Х
WRITE MULTIPLE FUA EXT	CEh	0	0	0	0	0	Х
WRITE SECTOR(S)	30h or 31h	0	0	0	0	0	Х
WRITE SECTOR(S) EXT	34h	0	0	0	0	0	Х
WRITE VERIFY	3Ch	0	0	0	0	0	0

## Note:

- O = Valid, X = Don't care
- SC = Sector Count Register
- SN = Sector Number Register
- CY = Cylinder Low/High Register
- DR = DEVICE SELECT Bit (DEVICE/HEAD Register Bit 4)
- HD = HEAD SELECT Bit (DEVICE/HEAD Register Bit 3-0)
- FT = Features Register

# 5.1.1 Check Power Mode

5.1.1.1 Command Code

E5h

5.1.1.2 Feature Set

Power Management feature set.

- This command is mandatory for devices.

-This command is mandatory when the Power Management feature set is implemented.

#### 5.1.1.3 Protocol

Non-data command

#### 5.1.1.4 Inputs

#### Table 4: Check power mode command for inputs information

Register	7	6	5	4	3	2	1	0	
Features	Na	Na la							
Sector Count	Na	a							
LBA Low	Na	Na							
LBA Mid	Na								
LBA High	Na	Na							
Device	obs	obs Na Obs DEV Na Na Na Na							
Command	E5h								

Device register

**DEV** shall specify the selected device.

## **5.1.2 IDENTIFY DEVICE**

## 5.1.2.1 Command Code

ECh

#### 5.1.2.2 Feature Set

#### General feature set

-Mandatory for all devices.

-Devices implementing the PACKET Command feature set

## 5.1.2.3 Protocol

PIO data-in

## 5.1.2.4 Inputs

#### Table 10: Identify device command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							



LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	Obs	DEV	Na	Na	Na	Na
Command	ECh							

Device register

**DEV** shall specify the selected device.

### 5.1.2.5 Outputs

#### 5.1.2.6 Normal outputs

#### Table 5: Identify device command for normal outputs information

Register	7	6	5	4	3	2	1	0		
Error	Na	Na								
Sector Count	Na	la								
LBA Low	Na									
LBA Mid	Na	Na								
LBA High	Na	Na								
Device	obs	Na	obs	DEV	Na	Na	Na	Na		
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR		

Device register

**DEV** shall indicate the selected device.

#### Status register

BSY shall be cleared to zero indicating command completion.

**DRDY** shall be set to one.

DF (Device Fault) shall be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

#### 5.1.2.7 Prerequisites

DRDY set to one.

### 5.1.2.8 Description

The IDENTIFY DEVICE command enables the host to receive parameter information from the device. When the command is issued, the device sets the BSY bit to one, prepares to transfer the 256 words of device identification data to the host, sets the DRQ bit to one, clears the BSY bit to zero, and asserts INTRQ if nIEN is

cleared to zero. The host may then transfer the data by reading the Data register. Table 8 defines the arrangement and meaning of the parameter words in the buffer. All reserved bits or words shall be zero.

Some parameters are defined as a 16-bit value. A word that is defined as a 16-bit value places the most significant bit of the value on signal line DD15 and the least significant bit on signal line DD0.

Some parameters are defined as 32-bit values (e.g. words (61:60)). Such fields are transfer using two successive word transfers. The device will first transfer the least significant bits, bits (15:0) of the value, on signal lines DD(15:0) respectively. After the least significant bits have been transferred, the most significant bits, bits(31:16) of the value, shall be transferred on DD(15:0) respectively.

Some parameters are defined as a string of ASCII characters.

Word	Value	F/V	Description
0	0040h	F X X X V X	General configuration150 = ATA device14-8Retired7-6Obsolete5-3Retired2Response incomplete1Retired0Reserved
1	XXXXh	F	Number of logical cylinders
2	C837h	V	Specific configuration
3	0010h	F	Number of logical heads
4-5	0000h	Х	Retired
6	003Fh	F	Number of logical sector per logical track
7-8	0000h		Reserved for assignment by the CompactFlash_Association
9	0000h	Х	Retired
10-19	XXXXh	F	Serial number (20 ASCII characters)
20-21	0000h	Х	Retired
22	0000h	Х	Obsolete
23-26	XXXXh	F	Firmware revision (8 ASCII characters)
27-46	XXXXh	F	Model number (40 ASCII characters)
47	8010h	F F	15-8 80h 7-0 00h = Reserved 01h = Maximum number of 1 sectors on READ/WRITE MULTIPLE commands
48	0000h		Reserved
		F	Capabilities 15-14 Reserved for the IDENTIFY PACKET DEVICE command. 13 1 = Standby timer values as specified in this standard are supported
49	2F00h	F F F F	0 = Standby timer values shall be managed by the device         12       Reserved for the IDENTIFY PACKET DEVICE command.         11       1 = IORDY supported         0 = IORDY may be supported         10       1 = IORDY may be disabled         9       1 = LBA supported

Table 12: Identify device command parameters

		Х	8 1 = DMA supported. 7-0 Retired
			Capabilities
		F	15 Shall be cleared to zero.
50	4000h	F	<ul><li>14 Shall be set to one.</li><li>13-2 Reserved.</li></ul>
00	100011	х	1 Obsolete
		F	0 Shall be set to one to indicate a device specific Standby timer value
51	0000h	F	minimum. 15-8 PIO data transfer cycle timing mode
51	000011		7-0 Reserved
52	0000h	Х	Obsolete
53	0007h	F	15-3 Reserved
		F	<ul> <li>2 1 = the fields reported in word 88 are valid</li> <li>0 = the fields reported in word 88 are not valid</li> </ul>
		F	1 1 = the fields reported in words 70:64 are valid
		x	0 = the fields reported in words 70:64 are not valid 1 = the fields reported in words 58:54 are valid
		^	0 = the fields reported in words 58.54 are not valid 0 = the fields reported in words 58:54 are not valid
54	XXXXh	Х	Number of current cylinders
55	0010h	Х	Number of current heads
56	003Fh	Х	Number of current sector per track
57-58	XXXXh	Х	Current capacity in sectors
59	0110h	N	15-9 Reserved
		V V	<ul> <li>8 1 = Multiple sector setting is valid</li> <li>7-0 xxh = Setting for number of sectors that shall be transferred per</li> </ul>
			interrupt on R/W Multiple command
60-61	XXXXh	F	Total number of user addressable sectors
62	0000h	Х	Obsolete
63	0X07h	V	<ul> <li>15-11 Reserved</li> <li>10 1 = Multiword DMA mode 2 is selected</li> </ul>
		v	0 = Multiword DMA mode 2 is selected 0 = Multiword DMA mode 2 is not selected
		V	9 1 = Multiword DMA mode 1 is selected
		V	0 = Multiword DMA mode 1 is not selected 1 = Multiword DMA mode 0 is selected
		v	0 = Multiword DMA mode 0 is selected 0 = Multiword DMA mode 0 is not selected
		_	7-3 Reserved
		F	<ul> <li>1 = Multiword DMA mode 2 and below are supported</li> <li>1 = Multiword DMA mode 1 and below are supported</li> </ul>
		F	0 1 = Multiword DMA mode 0 is supported
64	0003h	F	<ul><li>15-8 Reserved</li><li>7-0 Advanced PIO modes supported</li></ul>
65	0078h	F	7-0         Advanced PIO modes supported           Minimum Multiword DMA transfer cycle time per word
66	0078h	F	Manufacturer's recommended Multiword DMA transfer cycle time
67	0078h	F	Minimum PIO transfer cycle time without flow control
68	0078h	F	Minimum PIO transfer cycle time with IORDY flow control
69-70	0000h		Reserved
71-74	0000h		Reserved for the IDENTIFY PACKET DEVICE command
75	001Fh		Queue depth
		F	<ul><li>15-5 Reserved</li><li>4-0 Maximum queue depth - 1</li></ul>
76	0106h		Serial ATA Capabilities
10	01001		15-11 Reserved for Serial ATA

		F	10 1 = Supports Phy Event Counts
		F	9 1 = Supports receipt of host initiated power management requests
		F	8 1 = Supports the NCQ feature set
		_	7-3 Reserved for Serial ATA
		F	2 1 = Supports SATA Gen2 Signaling Speed (3.0Gb/s)
		F	<ol> <li>1 = Supports SATA Gen1 Signaling Speed (1.5Gb/s)</li> <li>0 Shall be cleared to zero</li> </ol>
	00001	Г	
77	0000h		Reserved for Serial ATA
			Serial ATA feature supported
		-	15-7 Reserved for Serial ATA
		F	<ul> <li>6 1 = Device supports Software Settings Preservation</li> <li>5 Reserved for Serial ATA</li> </ul>
78	0044h	F	4 1 = Device supports in-order data delivery
10	00++11	F	3 1 = Device supports initiating power management
		F	2 1 = Device supports DMA Setup auto-activation
		F	1 1 = Device supports non-zero buffer offsets
		F	0 Shall be cleared to zero
			Serial ATA feature enabled
			15-7 Reserved for Serial ATA
		V	6 1 = Software Settings Preservation enabled
			5 Reserved for Serial ATA
79	0040h	V	4 1 = In-order data delivery enabled
		V	3 1 = Device initiated power management enabled
		V	2 1 = DMA Setup auto-activation enabled
		V F	1 1 = Non-zero buffer offsets enabled
		Г	0 Shall be cleared to zero Major version number 0000h or FFFFh = device does not report version
			15 Reserved
		F	14 Reserved for ATA/ATAPI-14
		F	13 Reserved for ATA/ATAPI-13
		F	12 Reserved for ATA/ATAPI-12
		F	11 Reserved for ATA/ATAPI-11
		F	10 Reserved for ATA/ATAPI-10
		F	9 Reserved for ATA/ATAPI-9
80	01F0h	F	8 Reserved for ATA/ATAPI-8
		F	7 1 = supports ATA/ATAPI-7
		F	6 1 = supports ATA/ATAPI-6
		F	5 1 = supports ATA/ATAPI-5
		F	4 1 = supports ATA/ATAPI-4
		F X	<ul><li>3 Obsolete</li><li>2 Obsolete</li></ul>
		x	1 Obsolete
			0 Reserved
81	0000h	F	Minor version number
			Command and feature sets supported
		х	15 Obsolete
		F	14 1 = NOP command supported
		F	13 1 = READ BUFFER command supported
		F	12 1 = WRITE BUFFER command supported
		Х	11 Obsolete
		F	10 1 = Host Protected Area feature set supported
82	746Bh	F	9 1 = DEVICE RESET command supported
		F	8 1 = SERVICE interrupt supported
		F	7 1 = release interrupt supported
		F	6 1 = look-ahead supported
		F	5 1 = write cache supported
		F	4 Shall be cleared to zero to indicate that the PACKET Command
		F	feature set is not supported. 3 1 = mandatory Power Management feature set supported
		F	3 1 = mandatory Power Management feature set supported

	_	
	F	2 1 = Removable Media feature set supported
	F	1 1 = Security Mode feature set supported
		0 1 = SMART feature set supported
		Command and feature sets supported
	F	15 Shall be cleared to zero
	F	14 Shall be set to one
	F	13 1 = The FLUSH CACHE EXT command is supported
	F	12 Shall be set to one to indicate that the mandatory FLUSH CACHE
	F	command is supported
	F	11 1 = The DCO feature set is supported
	F	10 1 = The 48-bit Address feature set is supported
	F	9 1 = The AAM feature set is supported
00 7D00h	Г	
83 7D08h	_	8 1 = SET MAX security extension supported
	F	7 Reserved
	F	6 1 = SET FEATURES subcommand required to spinup after
	F	power-up
	F	5 1 = Power-Up In Standby feature set supported
	F	4 1 = Removable Media Status Notification feature set supported
	F	3 1 = Advanced Power Management feature set supported
	F	2 1 = CFA feature set supported
		1 1 = READ/WRITE DMA QUEUED supported
		0 1 = DOWNLOAD MICROCODE command supported
	F	15 Shall be cleared to zero
	F	14 Shall be set to one
	F	13 1 = The IDLE IMMEDIATE command with UNLOAD feature is
	•	supported
	х	12-11 Reserved for TLC
	F	10-9 Obsolete
	F	8 1 = The 64-bit World wide name is supported
	F	7 1 = The WRITE DMA QUEUED FUA EXT command is supported
84 4040h	F	6 1 = The WRITE DMA FUA EXT and WRITE MULTIPLE FUA EXT
	F	commands are supported
	F	5 1 = The GPL feature set is supported
	F	4 1 = The Streaming feature set is supported
	F	3 1 = The Media Card Pass Through Command feature set is
	F	supported
		2 1 = Media serial number is supported
		1 1 = SMART self-test supported
		0 1 = SMART error logging supported
85 746Xh		Command and feature sets supported or enable
05 740/11	Х	15 Obsolete
	F	14 1 = The NOP command is supported
	F	13 1 = The READ BUFFER command is supported
	F	12 1 = The WRITE BUFFER command is supported
	Г Х	11 Obsolete
	V	10 1 = HPA feature set is supported
	F	9 Shall be cleared to zero to indicate that the DEVICE RESET
	V	command is not supported
	V	8 1 = The SERVICE interrupt is enabled
	V	7 1 = The release interrupt is enabled
	V	6 1 = Read look-ahead is enabled
	F	5 1 = The volatile write cache is enabled
	F	4 Shall be cleared to zero to indicate that the PACKET Command
	Х	feature set is not supported.
	V	3 Shall be set to one to indicate that the mandatory Power
	v	Management feature is supported
	•	2 Obsolete
		1 1 = The Security feature set is enabled
		0 1 = The SMART feature set is enabled
86 BC00h		Command and feature sets supported or enable

		F	15	1 = Words 119-120 are valid
		•	14	Reserved
		F	13	1 = FLUSH CACHE EXT command supported
		F	12	1 = FLUSH CACHE command supported
		F	11	1 = The DCO feature set is supported
		F	10	1 = The 48-bit Address feature set is supported
		V	9	1 = The AAM feature set is enable
		V	8	1 = The SET MAX security extension is enabled by SET MAX SET
			PASSWO	
		F	7	Reserved for Address Offset Reserved Area Boot Method
		V	6	1 = SET FEATURES subcommand required to spin-up after
		X	power-up	
		V	5	1 = The PUIS feature set is enabled
		F	4	Obsolete
		F	3	1 = The APM feature set is enabled
		F	2	1 = The CFA feature set is supported
			1	1 = The TCQ feature set is supported
			0	1 = The DOWNLOAD MICROCODE command is supported
87	4040h		Command	and feature sets supported or enabled
-		F	15	Shall be cleared to zero
		F	14	Shall be set to one
		F	13	1 = The IDLE IMMEDIATE command with UNLOAD feature is
			supported	
		Х	12-11	Reserved for TLC
		F	10-9	Obsolete
		F	8	1 = The 64-bit World wide name is supported
		F	7	1 = The WRITE DMA QUEUED FUA EXT command is supported
		F	6	1 = The WRITE DMA FUA EXT and WRITE MULTIPLE FUA EXT
		X	command	s are supported
		V	5	1 = The GPL feature set is supported
		V	4	Obsolete
		F	3	1 = The Media Card Pass Through Command feature set is
		F	supported	-
			2	1 = Media serial number is supported
			1	1 = SMART self-test supported
			0	1 = SMART error logging supported
88	XX7Fh		Ultra DMA	modes
			15	Reserved
		V	14	1 = Ultra DMA mode 6 is selected
				0 = Ultra DMA mode 6 is not selected
		V	13	1 = Ultra DMA mode 5 is selected
				0 = Ultra DMA mode 5 is not selected
		V	12	1 = Ultra DMA mode 4 is selected
				0 = Ultra DMA mode 4 is not selected
		V	11	1 = Ultra DMA mode 3 is selected
				0 = Ultra DMA mode 3 is not selected
		V	10	1 = Ultra DMA mode 2 is selected
				0 = Ultra DMA mode 2 is not selected
		V	9	1 = Ultra DMA mode 1 is selected
				0 = Ultra DMA mode 1 is not selected
		V	8	1 = Ultra DMA mode 0 is selected
				0 = Ultra DMA mode 0 is not selected
			7	Reserved
		F	6	1 = Ultra DMA mode 6 and below are supported
		F	5	1 = Ultra DMA mode 5 and below are supported
		F	4	1 = Ultra DMA mode 4 and below are supported
		F	3	1 = Ultra DMA mode 3 and below are supported
		F	2	1 = Ultra DMA mode 2 and below are supported
		F	1	1 = Ultra DMA mode 1 and below are supported
		F	0	1 = Ultra DMA mode 0 is supported
		F	0	r = Olira DiviA mode o is supported

89	001Eh	F	15-8     Reserved       7-0     Time required for Normal Erase mode SECURITY ERASE UNIT command
90	001Eh	F	15-8     Reserved       7-0     Time required for Enhanced Erase mode SECURITY ERASE UNIT command
91	0000h	V	Current APM level value
92	FFFEh	V	Master Password Identifier
93	0000h	Х	Hardware reset result
94	0000h	F V	Current AAM value15-8Vendor's recommended AAM value7-0Current AAM value
95-99	0000h		Reserved
100-103	XXXXh	Х	Total Number of User Addressable Logical Sectors for 48-bit commands (QWord)
104-105	0000h		Reserved
106	4000h	F F F F	Physical sector size / logical sector size15Shall be cleared to zero14Shall be set to one131 = Device has multiple logical sectors per physical sector121 = Device Logical Sector longer than 256 Words11-4Reserved3-02x logical sectors per physical sector
107	0000h	F	Inter-seek delay for ISO 7779 standard acoustic testig
108-111	XXXXh	F	Worldwide name
112-115	0000h		Reserved
116	0000h		Reserved for TLC
117-118	0000h	F	Logical sector size (DWord)
119	4000h	F F F F F	Commands and feature sets supported (Continued from words 84:82)15Shall be cleared to zero14Shall be set to one13-6Reserved51= The Free-fall Control feature set is supported41 = The DOWNLOAD MICROCODE command with mode 3 issupported31 = The READ LOG DMA EXT and WRITE LOG DMA EXTcommands are supported21 = The WRITE UNCORRECTABLE EXT command is supported11 = The Write-Read-Verify feature set is supported0Reserved for DDT
120	4000h 0000h	F F F F V	Commands and feature sets supported or enabled (Continued from words 87:85)         15       Shall be cleared to zero         14       Shall be set to one         13-6       Reserved         5       1= The Free-fall Control feature set is enabled         4       1 = The DOWNLOAD MICROCODE command with mode 3 is supported         3       1 = The READ LOG DMA EXT and WRITE LOG DMA EXT commands are supported         2       1 = The WRITE UNCORRECTABLE EXT command is supported         1       1 = The Write-Read-Verify feature set is enabled         0       Reserved for DDT         Reserved for expended supported and enabled settings

V     implemented by the device 12     CFA power mode 1 disabled 11:0       161-167     0000h     Reserved for the Compact Flash Association       168     0003h     F     15:4     Reserved       169     0000h     DATA SET MANAGEMENT is supported 15:1     Reserved       170-173     0000h     F     0     1 = the Trim bit in the DATA SET MANAGEMENT is supported 15:1       170-173     0000h     F     Additional Product Identifier (ATA String)       174-175     0000h     Reserved       176-205     0000h     V     Current media serial number (ATA String)       206     0000h     X     SCT Command Transport 15:12     Vendor Specific 11:6       207     0000h     Z     SCT Command Transport 15:12     Vendor Specific 11:6       207     0000h     Z     Reserved 5     The SCT Forture Control command is supported F       207-208     0000h     Z     Reserved for CE-ATA       209     4000h     Reserved for CE-ATA       209     4000h     F     Alignment of logical blocks within a physical block 15:12       210-211     0000h     F     Write-Read-Verify Sector Count Mode 3 (DWord)       212-213     0000h     F     Not Cache Power Mode feature set version 7:5       214     0000h     F     Not Cache Power Mode	127	0000h	Х	Obsolete
1600000hFCFA power mode 15Word 160 supported 141600000hF15Word 160 supported 14170000hF13CFA power mode 1 is required for one or more commands implemented by the device 12170000hReserved for the Compact Flash Association1680003hF15:41690000hDATA SET MANAGEMENT is supported 15:1170-1730000hFAdditional Product Identifier (ATA String)174-1750000hReserved F0176-2050000hVCurrent media serial number (ATA String)174-1750000hReserved F176-2060000hSCT Command Transport 15:12176-2070000hSCT Command Transport 15:122060000hXSCT Command Transport 15:12207-2080000hReserved F207-2080000hReserved for CE-ATA2094000hAlignment of logical blocks within a physical block 15210-2110000hF212-2130000hF2140000hF2140000hF2140000hF2140000hF2140000hF2140000hF2140000hF2140000hF2140000hF2140000hF2140000h215NC4cche Power Mode feature set version 7.5<			F V V V F	15-9Reserved8Security level 0 = High, 1 = Maximum7-6Reserved51 = Enhanced security erase supported41 = Security count expired31 = Security frozen21 = Security locked11 = Security enabled01 = Security supported
F15Word 160 supported 14ReservedF13CFA power mode 1 is required for one or more commands implemented by the device F12CFA power mode 1 disabled 11:0Maximum current in ma161-1670000hReserved for the Compact Flash Association168003hF15:41690000hDATA SET MANAGEMENT is supported 15:11690000hFAdditional Form Factor1690000hFAdditional Product Identifier (ATA String)170-1730000hFAdditional Product Identifier (ATA String)174-1750000hReserved176-2050000hVCurrent media serial number (ATA String)2060000hXSCT Command Transport 15:12207-2080000hKSCT Command Transport 15:122080000hReservedF5The SCT Error Recovery Control command is supported F72The SCT Command Transport is supported F207-2080000hReserved for CE-ATA2094000hAlignment of logical blocks within a physical block 15210-2110000hFWrite-Read-Verify Sector Count Mode 3 (DWord)212-213000hFNV Cache Capabilities F214000hF15:12NC+V Cache feature set version 7:57:5ReservedYrite-Read-Verify Sector Count Mode 2 (DWord)214000hF15:12214000hFNV Cache Capabilities	129-159	0000h	×	
161-167       0000h       Reserved for the Compact Flash Association         168       0003h       15:4       Reserved         169       0000h       DATA SET MANAGEMENT is supported         15:1       Reserved         170-173       0000h       F         Additional Product Identifier (ATA String)         174-175       0000h       Reserved         176-205       0000h       V       Current media serial number (ATA String)         206       0000h       X       SCT Command Transport         11:6       Reserved       15:12       Vendor Specific         11:6       Reserved       11:6       Reserved         F       5       The SCT Feature Control command is supported         F       4       The SCT Feature Control command is supported         F       5       The SCT Command Transport         X       15:12       Vendor Specific         11:6       Reserved       11:16         F       2       The SCT Feature Control command is supported         F       2       The SCT Command Transport         207-208       0000h       Reserved for CE-ATA         209       4000h       Aligment of logical blocks within a physical block	160	0000h	F V	<ul> <li>15 Word 160 supported</li> <li>14 Reserved</li> <li>13 CFA power mode 1 is required for one or more commands</li> <li>implemented by the device</li> <li>12 CFA power mode 1 disabled</li> </ul>
168       0003h       F       15:4       Reserved         169       0000h       DATA SET MANAGEMENT is supported         15:1       Reserved       0       1 = the Trim bit in the DATA SET MANAGEMENT is supported         170-173       0000h       F       Additional Product Identifier (ATA String)         174-175       0000h       Keserved         176-205       0000h       V       Current media serial number (ATA String)         206       0000h       X       SCT Command Transport         15:12       Vendor Specific       11:6       Reserved         11:6       Reserved       5       The SCT Feature Control command is supported         F       4       The SCT Feature Control command is supported       F         F       4       The SCT Command Transport       Supported         7       3       The SCT Feature Control command is supported       F         F       5       The SCT Feature Control command is supported       F         F       2       The SCT Command Transport is supported       Supported         F       3       The SCT Feature Control command is supported       F         F       1       Obsolete       Obsolete       Obsolete       Obsolete       The SC	161-167	0000h		
15:1Reserved 015:1Reserved 1 = the Trim bit in the DATA SET MANAGEMENT is supported170-1730000hFAdditional Product Identifier (ATA String)174-1750000hReserved176-2050000hVCurrent media serial number (ATA String)2060000hXSCT Command Transport 15:12207-2080000hXSCT Command Transport 			F	
174-175       0000h       Reserved         176-205       0000h       V       Current media serial number (ATA String)         206       0000h       X       SCT Command Transport 15:12       Vendor Specific 11:6         206       0000h       X       SCT Command Transport 15:12       Vendor Specific 11:6         206       0000h       X       SCT Command Transport 15:12       Vendor Specific 11:6         207       P       S       The SCT Forth Control command is supported F       3         207-208       0000h       Reserved for CE-ATA       P         209       4000h       Alignment of logical blocks within a physical block 15       Shall be cleared to zero 14         210-211       0000h       F       Write-Read-Verify Sector Count Mode 3 (DWord)         212-213       0000h       F       Write-Read-Verify Sector Count Mode 2 (DWord)         214       0000h       F       15:12       NC+V Cache feature set version 7:5         214       0000h       F       11:8       NV Cache Power Mode feature set version 7:5         214       0000h       F       11:8       NV Cache Power Mode feature set version 7:5         214       0000h       F       11:8       NV Cache Power Mode feature set enabled 3:2         <				15:1Reserved01 = the Trim bit in the DATA SET MANAGEMENT is supported
1776-205       0000h       V       Current media serial number (ATA String)         206       0000h       X       SCT Command Transport         15:12       Vendor Specific         11:6       Reserved         F       5       The SCT Data Tables command is supported         F       4       The SCT Feature Control command is supported         F       3       The SCT Feature Control command is supported         F       3       The SCT Eartor Recovery Control command is supported         F       1       Obsolete         F       0       The SCT Command Transport is supported         SC7       No       Reserved for CE-ATA         207-208       0000h       Reserved for CE-ATA         209       4000h       Alignment of logical blocks within a physical block 15         Shall be cleared to zero       14         Shall be set to one       F         F       13:0       Logical sector offset within the first physical sector where the first logical sector is placed         210-211       0000h       F       Write-Read-Verify Sector Count Mode 2 (DWord)         214       0000h       F       15:12       NC+V Cache feature set version         7:5       Reserved       V       4       <	170-173	0000h	F	
206       0000h       X       SCT Command Transport 15:12       Vendor Specific 11:6         206       0000h       X       SCT Command Transport 15:12       Vendor Specific 11:6         207       F       5       The SCT Feature Control command is supported F       3         207-208       0000h       Reserved for CE-ATA         209       4000h       Reserved for CE-ATA         209       4000h       Alignment of logical blocks within a physical block 15         210-211       0000h       V         212-213       0000h       F         214       0000h       F         V       4       1 = NV Cache Power Mode feature set version 7:5         7:5       Reserved 3:2       Reserved 4         V       4       1 = NV Cache Power Mode feature set enabled 3:2	174-175	0000h		
X15:12Vendor Specific 11:611:6ReservedF5The SCT Data Tables command is supportedF4The SCT Feature Control command is supportedF3The SCT Feature Control command is supportedF2The SCT Write Same command is supportedF2The SCT Command Transport is supportedF0The SCT Command Transport is supported207-2080000hReserved for CE-ATA2094000hAlignment of logical blocks within a physical block 15Shall be cleared to zero1414Shall be set to oneF13:0Logical sector offset within the first physical sector where the first logical sector is placed210-2110000hVWrite-Read-Verify Sector Count Mode 3 (DWord)2140000hFWrite-Read-Verify Sector Count Mode 2 (DWord)2140000hFV11:8NV Cache Power Mode feature set version 7:57:5Reserved 3:2V11= NV Cache Power Mode feature set enabled 3:201011= NV Cache Power Mode feature set set pabled 3:215:101111:8NV Cache Power Mode feature set enabled 3:21:911:911:911:911:911:911:1011:111:12	176-205	0000h	V	
209       4000h       Alignment of logical blocks within a physical block 15 Shall be cleared to zero 14 Shall be set to one 13:0 Logical sector offset within the first physical sector where the first logical sector is placed         210-211       0000h       V       Write-Read-Verify Sector Count Mode 3 (DWord)         212-213       0000h       F       Write-Read-Verify Sector Count Mode 2 (DWord)         214       0000h       F       NV Cache Capabilities 15:12 NC+V Cache feature set version 7:5 Reserved         V       4       1 = NV Cache feature set enabled 3:2 Reserved       3:2 Reserved         V       1       1 = NV Cache Power Mode feature set enabled 0       1 = NV Cache Power Mode feature set supported	206	0000h	F F F F	<ul> <li>15:12 Vendor Specific</li> <li>11:6 Reserved</li> <li>5 The SCT Data Tables command is supported</li> <li>4 The SCT Feature Control command is supported</li> <li>3 The SCT Error Recovery Control command is supported</li> <li>2 The SCT Write Same command is supported</li> <li>1 Obsolete</li> </ul>
100011       15       Shall be cleared to zero         14       Shall be set to one         13:0       Logical sector offset within the first physical sector where the first logical sector is placed         210-211       0000h       V         212-213       0000h       F         Write-Read-Verify Sector Count Mode 3 (DWord)         214       0000h         F       15:12         NV Cache Capabilities         F       15:12         NC+V Cache feature set version         7:5       Reserved         V       4       1 = NV Cache feature set enabled         3:2       Reserved         V       1       1 = NV Cache Power Mode feature set enabled         12       0       1       1 = NV Cache Power Mode feature set supported	207-208	0000h		Reserved for CE-ATA
210-211       0000h       F       Write-Read-Verify Sector Count Mode 2 (DWord)         214       0000h       F       15:12       NC+V Cache feature set version         F       15:12       NC+V Cache feature set version       F         F       11:8       NV Cache Power Mode feature set version         7:5       Reserved         V       4       1 = NV Cache Feature set enabled         3:2       Reserved         V       1       1 = NV Cache Power Mode feature set enabled         F       0       1 = NV Cache Power Mode feature set enabled				<ul> <li>15 Shall be cleared to zero</li> <li>14 Shall be set to one</li> <li>13:0 Logical sector offset within the first physical sector where the first logical sector is placed</li> </ul>
214       0000h       F       15:12       NC+V Cache feature set version         F       15:12       NC+V Cache feature set version         7:5       Reserved         V       4       1 = NV Cache feature set enabled         3:2       Reserved         V       1       1 = NV Cache Power Mode feature set enabled         6       V       1       1 = NV Cache Power Mode feature set enabled         9       V       1       1 = NV Cache Power Mode feature set enabled         9       V       1       1 = NV Cache Power Mode feature set enabled         9       V       1       1 = NV Cache Power Mode feature set enabled         9       0       1 = NV Cache Power Mode feature set supported	210-211	0000h		
F       15:12       NC+V Cache feature set version         F       11:8       NV Cache Power Mode feature set version         7:5       Reserved         V       4       1 = NV Cache feature set enabled         3:2       Reserved         V       1       1 = NV Cache Power Mode feature set enabled         F       0       1 = NV Cache Power Mode feature set enabled         F       0       1 = NV Cache Power Mode feature set supported	212-213	0000h	F	
	214	0000h	F V V	15:12NC+V Cache feature set version11:8NV Cache Power Mode feature set version7:5Reserved41 = NV Cache feature set enabled3:2Reserved11 = NV Cache Power Mode feature set enabled
	215-216	0000h		

217	0001h	F	Nominal media rotation rate
218	0000h		Reserved
219	0000h	F	NV Cache Options15:8Reserved7:0Device Estimated Time to Spin Up in Seconds
220	0000h	V	15:8Reserved7:0Write-Read-Verify feature set current mode
221	0000h		Reserved
222	101Fh	F	Transport major version number 0000h or FFFFh = device does not report version 15:12 Transport Type 0h = Parallel 1h = Serial 2h-Fh = Reserved
		F F F F	ParallelSerial11:5ReservedReserved4ReservedSATA Rev 2.63ReservedSATA Rev 2.52ReservedSATA II: Extensions1ATA/ATAPI-7SATA 1.0a0ATA8-APTATA8-AST
223	0000h	F	Transport minor version number
224-233	0000h		Reserved for CE-ATA
234	0000h	F	Minimum number of 512-byte data blocks per DOWNLOAD MICROCODE command for mode 3
235	0000h	F	Maximum number of 512-byte data blocks per DOWNLOAD MICROCODE command for mode 3
236-254	0000h		Reserved
255	XXXXh	V V	Integrity word 15-8 Checksum 7-0 Checksum Validity Indicator
17.			

Key:

F/V - Fixed/variable content

F = the content of the word is fixed and does not change. For removable media devices, these values may change when media is removed or changed.

V = the contents of the word is variable and may change depending on the state of the device or the commands executed by the device.

X = the content of the word may be fixed or variable.

# 5.1.3 IDLE

5.1.3.1.1 Command Code

E3h

5.1.3.1.2 Feature Set

Power Management Feature Set.

5.1.3.1.3 Protocol

Non-Data

# 5.1.3.1.4 Inputs

Values other than zero in the Sector Count register when the IDLE command is issued shall determine the time period programmed into the Standby timer.

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Timer p	imer period value						
LBA Low	Na	Na						
LBA Mid	Na	Na						
LBA High	Na							
Device	Obs	Na	Obs	DEV	Na	Na	Na	Na
Command	E3h	E3h						

#### Table 6: Idle command for inputs information

Device register-

**DEV** shall specify the selected device.

#### Table 7: Idle command sector count register contents information

Sector Count register contents	Corresponding timeout period
0 (00h)	Timeout disabled
1-240 (01h-F0h)	(value*5)s
241-251 (F1h-FBh)	((Value-240)*30)min
252 (FCh)	21min
253 (FDh)	Period between 8 and 12 hrs
254 (FEh)	Reserved
255 (FFh)	21 min 15 s
NOTE – Times are approximate	

5.1.3.1.5 Normal Outputs

## Table 15: Idle command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device Register-

**DEV** shall indicate the selected device.

#### Status register-

**BSY** will be cleared to zero indicating command completion.

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.3.1.6 Error Outputs

#### Table 8: Idle command for error outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na	Na						
LBA Low	Na	Na						
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

5.1.3.1.7 Prerequisites

### DRDY set to one

5.1.3.1.8 Description

The IDLE command allows the host to place the device in the idle mode and also set the Standby timer.

# 5.1.4 Idle Immediate

5.1.4.1.1 Command Code

### E1h

5.1.4.1.2 Feature Set

Power Management Feature Set.

5.1.4.1.3 Protocol

### Non-Data

5.1.4.1.4 Inputs

#### Table 9: Idle immediate command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							



Device	obs	Na	obs	DEV	Na	Na	Na	Na
Command	E1h							

Device register-

**DEV** shall specify the selected device.

5.1.4.1.5 Normal Outputs

#### Table 10: Idle immediate command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na						
Sector Count	Na	Ja la						
LBA Low	Na							
LBA Mid	Na	Na						
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device Register-

**DEV** shall indicate the selected device.

Status register-

**BSY** will be cleared to zero indicating command completion.

DRDY will be set to one.

**DF** (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.4.2 Prerequisites

### DRDY set to one

5.1.4.3 Description

The IDLE IMMEDIATE command allows the host to immediately place the device in the idle mode.

## 5.1.5 SMART

Individual SMART commands are identified by the value placed in the Feature register.

#### Table 19: SMART Feature register values

Value	Command
D0h	SMATR Read Data



D8h	SMART ENABLE OPERATIONS
D9h	SMART DISABLE OPERATIONS

# 5.1.5.1 SMART Read Data

# 5.1.5.1.1 Command Code

B0h with a Feature register value of D0h

5.1.5.1.2 Feature Set

Smart Feature Set

Operation when the SMART feature set is implemented.

5.1.5.1.3 Protocol

#### PIO data-in

5.1.5.1.4 Inputs

#### Table 11: SMART command for inputs information

Register	7	6	5	4	3	2	1	0				
Features		D0h										
Sector Count		Na										
LBA Low		Na										
LBA Mid		4Fh										
LBA High				С	2h							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na				
Command		B0h										

Device register-

**DEV** shall specify the selected device.

5.1.5.1.5 Normal Outputs

### Table 12: SMART command for normal outputs information

Register	7	6	5	4	3	2	1	0				
Error		Na										
Sector Count		Na										
LBA Low		Na										
LBA Mid		Na										
LBA High		Na										
Device	Obs	Na	obs	DEV	Na	Na	Na	Na				
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR				

Device Register-

**DEV** shall indicate the selected device.

Status register-

**BSY** will be cleared to zero indicating command completion.

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.5.1.6 Prerequisites

## **DRDY** set to one. SMART enabled.

5.1.5.1.7 Description

This command returns the Device SMART data structure to the host.

+0	+1	+2	+3	+4	+5	+6	+7	+8	+9	+10	+11	
ID	Fla	ags	Init	Worst		Ra	w Attri	bute \	/alue		Rsv	
01h	0Bh	00h	64h	64h	FFh	FFh	FFh	00h	00h	00h	00h	
02h	05h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h	
03h	07h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h	
05h	13h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h	
07h	0Bh	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h	
08h	05h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h	
09h	12h	00h	64h	64h	(	(1)	00h	00h	00h	00h	00h	
0Ah	13h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h	
0Ch	12h	00h	64h	64h	(	2)	00h	00h	00h	00h	00h	
A8h	12h	00h	64h	64h	(	(3)	00h	00h	00h	00h	00h	
AAh	03h	00h	64h	64h	00h	00h	(•	4)	(	5)	00h	
ADh	12h	00h	64h	64h	(	6)	(	7)	(6)	(7)	00h	
AFh	03h	00h	64h	64h	(	(8)	00h	00h	00h	00h	00h	
C0h	12h	00h	64h	64h	(	(9)	00h	00h	00h	00h	00h	
C2h	22h	00h	(10)	64h	(10)	00h	(11)	00h	(12)	00h	00h	
C5h	12h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h	
F0h	13h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h	
	+0 ID 01h 02h 03h 05h 07h 08h 09h 08h 09h 0Ah 0Ch A8h AAh ADh ADh AFh C0h C2h	+0         +1           ID         Flat           01h         0Bh           02h         05h           03h         07h           03h         07h           05h         13h           07h         0Bh           07h         0Bh           07h         13h           07h         12h           0Ah         12h           0Ah         12h           AAh         03h           AAh         03h           ADh         12h           ACh         12h           ACh         22h           C2h         22h           C5h         12h	+0         +1         +2           ID         FI=s           01h         0Bh         00h           02h         05h         00h           02h         05h         00h           03h         07h         00h           05h         13h         00h           07h         0Bh         00h           07h         0Bh         00h           07h         13h         00h           0Ah         12h         00h           0Ah         12h         00h           AAh         03h         00h           AAh         12h         00h           AAh         03h         00h           AAh         12h         00h           AAh         12h         00h           C0h         12h         00h	$+0$ $+1$ $+2$ $+3$ ID $F =_{S}$ Init $01h$ $0Bh$ $00h$ $64h$ $02h$ $05h$ $00h$ $64h$ $03h$ $07h$ $00h$ $64h$ $05h$ $13h$ $00h$ $64h$ $07h$ $0Bh$ $00h$ $64h$ $07h$ $0Bh$ $00h$ $64h$ $07h$ $13h$ $00h$ $64h$ $08h$ $12h$ $00h$ $64h$ $0Ah$ $12h$ $00h$ $64h$ $0Ah$ $12h$ $00h$ $64h$ $AAh$ $03h$ $00h$ $64h$ $AAh$ $03h$ $00h$ $64h$ $AFh$ $03h$ $00h$ $64h$ $AFh$ $12h$ $10h$ $64h$	+0 $+1$ $+2$ $+3$ $+4$ ID $FI=s$ InitWorst01h0Bh00h64h64h02h05h00h64h64h03h07h00h64h64h05h13h00h64h64h07h0Bh00h64h64h07h0Bh00h64h64h07h0Bh00h64h64h08h05h00h64h64h08h12h00h64h64h0Ah12h00h64h64h0Ah12h00h64h64hAAh03h00h64h64hAFh03h00h64h64hAFh03h00h64h64hC0h12h00h64h64hAFh03h00h64h64hC0h12h00h64h64hC0h12h00h64h64hC0h12h00h64h64hC0h12h00h64h64hC0h12h00h64h64hC0h12h00h64h64hC0h12h00h64h64hC0h12h00h64h64hC0h12h00h64h64hC0h12h00h64h64hC0h12h00h64h64hC0h12h00h <td>+0 <math>+1</math> <math>+2</math> <math>+3</math> <math>+4</math> <math>+5</math> <math>ID</math> <math>FF</math>       Init       Worst         <math>01h</math> <math>0Bh</math> <math>00h</math> <math>64h</math> <math>64h</math> <math>FFh</math> <math>02h</math> <math>05h</math> <math>00h</math> <math>64h</math> <math>64h</math> <math>00h</math> <math>03h</math> <math>07h</math> <math>00h</math> <math>64h</math> <math>64h</math> <math>00h</math> <math>03h</math> <math>07h</math> <math>00h</math> <math>64h</math> <math>64h</math> <math>00h</math> <math>05h</math> <math>13h</math> <math>00h</math> <math>64h</math> <math>64h</math> <math>00h</math> <math>07h</math> <math>0Bh</math> <math>00h</math> <math>64h</math> <math>64h</math> <math>00h</math> <math>07h</math> <math>0Bh</math> <math>00h</math> <math>64h</math> <math>64h</math> <math>00h</math> <math>08h</math> <math>05h</math> <math>00h</math> <math>64h</math> <math>64h</math> <math>00h</math> <math>08h</math> <math>12h</math> <math>00h</math> <math>64h</math> <math>64h</math> <math>00h</math> <math>0Ah</math> <math>12h</math> <math>00h</math> <math>64h</math> <math>64h</math> <math>00h</math> <math>AAh</math> <math>03h</math> <math>00h</math> <math>64h</math> <math>64h</math> <math>00h</math> <math>AAh</math> <math>03h</math> <math>00h</math> <math>64h</math> <math>64h</math> <math>00h</math> <math>00h</math> <math>00h</math> <math>00h</math></td> <td>+0       +1       +2       +3       +4       +5       +6         ID       <math>FI_{S}</math>       Init       Worst       <math>FF_{R}</math>         01h       0Bh       00h       64h       64h       7Fh       FFh         02h       05h       00h       64h       64h       00h       00h         03h       07h       00h       64h       64h       00h       00h         03h       07h       00h       64h       64h       00h       00h         05h       13h       00h       64h       64h       00h       00h         07h       0Bh       00h       64h       64h       00h       00h         07h       0Bh       00h       64h       64h       00h       00h         08h       05h       00h       64h       64h       00h       00h         08h       12h       00h       64h       64h       00h       00h         0Ah       13h       00h       64h       64h       00h       00h         0Ah       12h       00h       64h       64h       00h       0h         AAh       03h       00h       64h</td> <td>+0 <math>+1</math> <math>+2</math> <math>+3</math> <math>+4</math> <math>+5</math> <math>+6</math> <math>+7</math>         ID       <math>F = 3</math>       Init       Worst       <math>K = K = K = K = K = K = K = K = K = K =</math></td> <td>+0<math>+1</math><math>+2</math><math>+3</math><math>+4</math><math>+5</math><math>+6</math><math>+7</math><math>+8</math>ID<math>Flarred StructureInitWorst<math>Varred StructureNoh01h0Bh00h64h64hPFhFFhFFh00h02h05h00h64h64h00h00h00h00h03h07h00h64h64h00h00h00h00h03h13h00h64h64h00h00h00h00h07h0Bh00h64h64h00h00h00h00h07h0Bh00h64h64h00h00h00h00h07h0Bh00h64h64h00h00h00h00h08h05h00h64h64h00h00h00h00h09h12h00h64h64h00h00h00h00h0Ah13h00h64h64h00h00h00h00h0Ah12h00h64h64h00h00h00h00h0Ah12h00h64h64h00h00h00h00hAAh03h00h64h64h00h00h00h0hAAh12h00h64h64h00h00h0h0hAAh03h00h64h64h00h00h0h0hAAh12h00h64h<!--</math--></math></math></td> <td>+0+1+2+3+4+5+6+7+8+9ID<math>FI_{}</math>InitWorst<math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><math>R_{}</math><td>+0+1+2+3+4+5+6+7+8+9+10ID<math>FI_{}</math>InitWors<math>VVVV_{}</math><math>VVVV_{}</math><math>VVVV_{}</math><math>VVVV_{}</math><math>VVVV_{}</math><math>VVVV_{}</math><math>VVVV_{}</math><math>VVVV_{}</math><math>VVVVV_{}</math><math>VVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVV</math></td></td>	+0 $+1$ $+2$ $+3$ $+4$ $+5$ $ID$ $FF$ Init       Worst $01h$ $0Bh$ $00h$ $64h$ $64h$ $FFh$ $02h$ $05h$ $00h$ $64h$ $64h$ $00h$ $03h$ $07h$ $00h$ $64h$ $64h$ $00h$ $03h$ $07h$ $00h$ $64h$ $64h$ $00h$ $05h$ $13h$ $00h$ $64h$ $64h$ $00h$ $07h$ $0Bh$ $00h$ $64h$ $64h$ $00h$ $07h$ $0Bh$ $00h$ $64h$ $64h$ $00h$ $08h$ $05h$ $00h$ $64h$ $64h$ $00h$ $08h$ $12h$ $00h$ $64h$ $64h$ $00h$ $0Ah$ $12h$ $00h$ $64h$ $64h$ $00h$ $AAh$ $03h$ $00h$ $64h$ $64h$ $00h$ $AAh$ $03h$ $00h$ $64h$ $64h$ $00h$ $00h$ $00h$ $00h$	+0       +1       +2       +3       +4       +5       +6         ID $FI_{S}$ Init       Worst $FF_{R}$ 01h       0Bh       00h       64h       64h       7Fh       FFh         02h       05h       00h       64h       64h       00h       00h         03h       07h       00h       64h       64h       00h       00h         03h       07h       00h       64h       64h       00h       00h         05h       13h       00h       64h       64h       00h       00h         07h       0Bh       00h       64h       64h       00h       00h         07h       0Bh       00h       64h       64h       00h       00h         08h       05h       00h       64h       64h       00h       00h         08h       12h       00h       64h       64h       00h       00h         0Ah       13h       00h       64h       64h       00h       00h         0Ah       12h       00h       64h       64h       00h       0h         AAh       03h       00h       64h	+0 $+1$ $+2$ $+3$ $+4$ $+5$ $+6$ $+7$ ID $F = 3$ Init       Worst $K = K = K = K = K = K = K = K = K = K =$	+0 $+1$ $+2$ $+3$ $+4$ $+5$ $+6$ $+7$ $+8$ ID $Flarred StructureInitWorstVarred StructureNoh01h0Bh00h64h64hPFhFFhFFh00h02h05h00h64h64h00h00h00h00h03h07h00h64h64h00h00h00h00h03h13h00h64h64h00h00h00h00h07h0Bh00h64h64h00h00h00h00h07h0Bh00h64h64h00h00h00h00h07h0Bh00h64h64h00h00h00h00h08h05h00h64h64h00h00h00h00h09h12h00h64h64h00h00h00h00h0Ah13h00h64h64h00h00h00h00h0Ah12h00h64h64h00h00h00h00h0Ah12h00h64h64h00h00h00h00hAAh03h00h64h64h00h00h00h0hAAh12h00h64h64h00h00h0h0hAAh03h00h64h64h00h00h0h0hAAh12h00h64h$	+0+1+2+3+4+5+6+7+8+9ID $FI_{}$ InitWorst $R_{}$ <td>+0+1+2+3+4+5+6+7+8+9+10ID<math>FI_{}</math>InitWors<math>VVVV_{}</math><math>VVVV_{}</math><math>VVVV_{}</math><math>VVVV_{}</math><math>VVVV_{}</math><math>VVVV_{}</math><math>VVVV_{}</math><math>VVVV_{}</math><math>VVVVV_{}</math><math>VVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVV</math></td>	+0+1+2+3+4+5+6+7+8+9+10ID $FI_{}$ InitWors $VVVV_{}$ $VVVV_{}$ $VVVV_{}$ $VVVV_{}$ $VVVV_{}$ $VVVV_{}$ $VVVV_{}$ $VVVV_{}$ $VVVVV_{}$ $VVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVVV$	

## Table 13: ID of SMART data structure

#### Table 14: Smart command for average/max erase count information

	SMART	DI 101
	F: Fixed	
	V:Variable	
	X: None	
Byte	F/V	Description

0-188	Х	
189-190	F	Total Bad Block Number of System(190:MSB 189:LSB)
191-192	F	Later Bad Block Number of System(192:MSB 191:LSB)
193-198	Х	
199-200.203	F	Average Erase Count(203:MSB 199:LSB)
201-202.204	V	Maximum Erase Count(204:MSB 201:LSB)
205-510	Х	
511	V	Check Sum

When the Maximum erase count is 255 bigger than average erase count, the wear-leveling will be executed.

# 5.1.5.2 SMART ENABLE OPERATIONS

5.1.5.2.1 Command Code

B0h with a Feature register value of D8h

5.1.5.2.2 Feature Set

Smart Feature Set

5.1.5.2.3 Protocol

## Non-data

5.1.5.2.4 Inputs

## Table 15: SMART Enable command for inputs information

Register	7	6	5	4	3	2	1	0				
Features		D8h										
Sector Count		Na										
LBA Low		Na										
LBA Mid		4Fh										
LBA High				С	2h							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na				
Command		B0h										

Device register-

**DEV** shall specify the selected device.

5.1.5.2.5 Normal Outputs

## Table 165: SMART command for normal outputs information

Register	7	6	5	4	3	2	1	0			
Error		Na									
Sector Count		Na									
LBA Low		Na									
LBA Mid		Na									



LBA High		Na									
Device	Obs	Na	obs	DEV	Na	Na	Na	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR			

#### Device Register-

**DEV** shall indicate the selected device.

Status register-

**BSY** will be cleared to zero indicating command completion.

DRDY will be set to one.

**DF** (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.5.2.6 Prerequisites

DRDY set to one.

5.1.5.2.7 Description

This command enables access to all SMART capabilities within device.

5.1.5.3 SMART DISABLE OPERATIONS

5.1.5.3.1 Command Code

B0h with a Feature register value of D9h

5.1.5.3.2 Feature Set

Smart Feature Set

5.1.5.3.3 Protocol

#### Non-data

5.1.5.3.4 Inputs

#### Table 17: SMART DISABLE Command for inputs information

Register	7	6	5	4	3	2	1	0				
Features		D9h										
Sector Count		Na										
LBA Low		Na										
LBA Mid		4Fh										
LBA High				С	2h							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na				
Command		B0h										

Device register-

**DEV** shall specify the selected device.

## 5.1.5.3.5 Normal Outputs

### Table 18: SMART command for normal outputs information

Register	7	6	5	4	3	2	1	0			
Error		Na									
Sector Count		Na									
LBA Low		Na									
LBA Mid		Na									
LBA High				1	Va						
Device	Obs	Na	obs	DEV	Na	Na	Na	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR			

#### Device Register-

**DEV** shall indicate the selected device.

#### Status register-

**BSY** will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

**DRQ** shall be cleared to zero.

ERR shall be cleared to zero.

5.1.5.3.6 Prerequisites

#### DRDY set to one. SMART enabled.

5.1.5.3.7 Description

This command disables all SMART capabilities within device.

## 5.1.6 Read Multiple

#### 5.1.6.1 Command Code

C4h

5.1.6.2 Protocol

### PIO data-in

5.1.6.3 Inputs

#### Table 19: Read multiple command for inputs information

Register	7	6	5	4	3	2	1	0			
Features	Na	Na									
Sector Count	Sector	Count									



LBA Low	LBA(7:0	D)			
LBA Mid	LBA(15	:8)			
LBA High	LBA(23	:16)			
Device	obs	Na	obs	DEV	LBA(27:24)
Command	C4h				

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device -

**DEV** shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

## 5.1.6.4 Normal Output

## Table 29: Read multiple command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

## 5.1.6.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred us indeterminate.

Register	7	6	5	4	3	2	1	0	
Error	Na	UNC	MC	IDNF	MCR	ABRT	NM	Obs	
Sector Count	Na								
LBA Low	LBA(7:0	LBA(7:0)							
LBA Mid	LBA(15	:8)							
LBA High	LBA(23	:16)							
Device	obs	Na	obs	DEV	LBA(27:24)				
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

## Table 20: Read multiple command for error output information

Error register-

**UNC** shall be set to one if data is uncorrectable.

**IDNF** shall be set to one if a user-accessible address is requested could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.6.6 Prerequisites

DRDY set to one.

5.1.6.7 Description

This command reads the number of sectors specified in the sector Count register.

The number of sectors per block is defined by the content of word 59 in the IDENTIFY DEVICE response.

## 5.1.7 Read Sector(s)



## 5.1.7.1 Command Code

## 20h

5.1.7.2 Protocol

## PIO data-in

5.1.7.3 Inputs

## Table 21: Read sector command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector	Count						
LBA Low	LBA(7:0	))						
LBA Mid	LBA(15	:8)						
LBA High	LBA(23	:16)						
Device	obs	Na	obs	DEV	LBA(27	:24)		
Command	20h							

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device –

**DEV** shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

## 5.1.7.4 Normal Output

#### Table 22: Read sector command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							



InnoDisk SATADOM D150SV

Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

DEV shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

DRDY will be set to one.

**DF** (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.7.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred us indeterminate.

## Table 23: Read sector command for error outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	UNC	MC	IDNF	MCR	ABRT	NM	Obs
Sector Count	Na							
LBA Low	LBA(7:0	))						
LBA Mid	LBA(15	:8)						
LBA High	LBA(23	:16)						
Device	obs	Na	obs	DEV	LBA(27	:24)		
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**UNC** shall be set to one if data is uncorrectable.

**IDNF** shall be set to one if a user-accessible address is requested could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

**DRDY** will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.7.6 Prerequisites

DRDY set to one.

5.1.7.7 Description

This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. This transfer shall begin at the sector specified in the LBA Low, LBA Mid, LBA High, and Device registers.

The DRQ bit is always set to one prior to data transfer regardless of the presence or absence of an error condition. The device shall interrupt for each DRQ block transferred.

# 5.1.8 Read Verify Sector

# 5.1.8.1 Command Code

40h

5.1.8.2 Protocol

Non-data

5.1.8.3 Inputs

## Table 24: Read verify sector command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector	Count						
LBA Low	LBA(7:0	))						
LBA Mid	LBA(15	:8)						
LBA High	LBA(23	:16)						
Device	obs	Na	obs	DEV	LBA(27	:24)		
Command	40h							

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)



LBA High-

Starting LBA bits (23:16)

Device –

The LBA bit shall be set to one to specify the address is an LBA.

**DEV** shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

5.1.8.4 Normal Output

## Table 25: Read verify sector command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.8.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred.

Register	7	6	5	4	3	2	1	0
Error	Na	UNC	MC	IDNF	MCR	ABRT	NM	Obs
Sector Count	Na	Na						
LBA Low	LBA(7:0)							

 Table 26: Read verify sector command for normal output information



LBA Mid	LBA(15	:8)						
LBA High	LBA(23	:16)						
Device	obs	Na	obs	DEV	LBA(27	:24)		
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**UNC** shall be set to one if data is uncorrectable.

**IDNF** shall be set to one if a user-accessible address could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

5.1.8.6 Prerequisites

DRDY set to one.

5.1.8.7 Description

This command is identical to the READ SECTOR(s) command, except that the device shall have read the data from the SSD, the DRQ bit is never set to one, and no data is transferred to the host.

## 5.1.9 Read DMA

5.1.9.1 Command Code

C8h

5.1.9.2 Protocol

DMA

5.1.9.3 Inputs

#### Table 27: Read DMA command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector	Count						
LBA Low	LBA(7:0	))						
LBA Mid	LBA(15	:8)						



LBA High	LBA(23	:16)			
Device	obs	Na	obs	DEV	LBA(27:24)
Command	C4h				

## Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device -

**DEV** shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

5.1.9.4 Normal Output

## Table 28: Read DMA command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero



ERR will be cleared to zero.

# 5.1.9.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred us indeterminate.

Register	7	6	5	4	3	2	1	0	
Error	ICRC	UNC	MC	IDNF	MCR	ABRT	NM	Obs	
Sector Count	Na	la							
LBA Low	LBA(7:0	.BA(7:0)							
LBA Mid	LBA(15	:8)							
LBA High	LBA(23	:16)							
Device	Obs	Na	obs	DEV	LBA(27:24)				
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

## Table 39: Read DMA command for error output information

Error register-

**ICRC** shall be set to one if an interface CRC error has occurred during an Ultra DMA data transfer. The content of this bit is not applicable for Multiword DMA transfers.

**UNC** shall be set to one if data is uncorrectable.

**IDNF** shall be set to one if a user-accessible address could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.9.6 Prerequisites

**DRDY** set to one. The host shall initialize the DMA channel.

5.1.9.7 Description

The READ DMA command allows the host to read data using the DMA data transfer protocol.

## 5.1.10 Set Multiple Mode



## 5.1.10.1 Command Code

C6h

5.1.10.2 Protocol

Non-data

5.1.10.3 Inputs

If the content of the Sector Count Register is not zero, then the Sector Count register contains the number of sectors per block for the device to be used on all following READ/WRITE MULTIPLE commands. The content of the Sector Count register shall be less than or equal to the value in bits (7:0) in word 47 in the IDENTIFY DEVICE information. The host should set the content of the Sector Count register to 1.

Table 29: Set multiple mode command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector	oer block						
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	C6h							

## 5.1.10.4 Normal Output

## Table 30: Set multiple mode command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

ERR will be cleared to zero.

## 5.1.10.5 Error Outputs

## Table 31: Set multiple mode command for error outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	obs	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

## Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

**DF** (Device Fault) will be cleared to one if a device fault has occurred.

DRQ will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

5.1.10.6 Prerequisites

DRDY set to one.

5.1.10.7 Description

This command establishes the block count for READ MULTIPLE, READ MULTI EXT, WRITE MULTIPLE.

SSD can only support 1 sector per block.

## 5.1.11 Set Sleep Mode

5.1.11.1 Command Code

E6h

5.1.11.2 Protocol

Non-data

5.1.11.3 Inputs

## Table 32: Set sleep mode for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							



LBA High	Na				
Device	obs	Na	obs	DEV	Na
Command	E6h				

Device register-

**DEV** shall specify the selected device.

## 5.1.11.4 Normal Output

## Table 33: Set sleep mode for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

## 5.1.11.5 Error Outputs

## Table 34: Set sleep mode for error output information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

**DF** (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

5.1.11.6 Prerequisites

DRDY set to one.

5.1.11.7 Description

This command is the only way to cause the device to enter Sleep mode.

## 5.1.12 Flush Cache

5.1.12.1 Command Code

## E7h

5.1.12.2 Protocol

#### Non-data

5.1.12.3 Inputs

## Table 35: Flush cache command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	E7h							

Device register-

DEV shall specify the selected device.

5.1.12.4 Normal Output

## Table 47: Flush cache command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							



InnoDisk SATADOM D150SV

Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

DRDY will be set to one.

**DF** (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

# 5.1.12.5 Error Outputs

## Table 36: Flush cache command for error output information

Register	7	6	5	4	3	2	1	0	
Error	Na	Na	Na	Na	Na	ABRT	Na	Na	
Sector Count	Na								
LBA Low	LBA(7:0	LBA(7:0)							
LBA Mid	LBA(15	:8)							
LBA High	LBA(23	:16)							
Device	Obs	bs Na obs DEV LBA(27:24)							
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Error register-

ABRT may be set to one if the device is not able to complete the action requested by the command.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

**DF** (Device Fault) will be cleared to one if a device fault has occurred.

DRQ will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

5.1.12.6 Prerequisites

DRDY set to one.

5.1.12.7 Description

This command is used by the host to request the device to flush the write cache. If there is data in write cache, that data shall be written to the SSD. The BSY bit shall remain set to one until all data has been successfully written or an error occurs.

## 5.1.13 Standby

5.1.13.1 Command Code

E2h

5.1.13.2 Protocol

Non-data

5.1.13.3 Inputs

The value in the Sector Count register when the STANDBY command is issued shall determine the time period programmed into the Standby timer.

#### Table 49: Standby command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Time pe	eriod valu	ie					
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	E2h							

Device register-

**DEV** shall specify the selected device.

## 5.1.13.4 Normal Output

## Table 37: Standby command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

innodisk

Device register-

**DEV** shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.13.5 Error Outputs

## Table 38: Standby command for error output information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

**ABRT** may be set to one if the device is not able to complete the action requested by the command.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.13.6 Prerequisites

DRDY set to one.

5.1.13.7 Description

This command causes the device to enter the Standby mode.

If the Sector Count register is non-zero then Standby timer shall be enabled. The value in the Sector Count

register shall be used determine the time programmed into the Standby timer. If the Sector Count register is zero then the Standby timer is disabled.

# 5.1.14 Standby Immediate

5.1.14.1 Command Code

## E0h

5.1.14.2 Protocol

## Non-data

5.1.14.3 Inputs

## Table 39: Standby immediate command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	E0h							

Device register-

**DEV** shall specify the selected device.

## 5.1.14.4 Normal Output

## Table 40: Standby immediate command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

## Device register-

**DEV** shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

ERR will be cleared to zero.

5.1.14.5 Error Outputs

## Table 41: Standby immediate command for error output information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

ABRT may be set to one if the device is not able to complete the action requested by the command.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.14.6 Prerequisites

DRDY set to one.

5.1.14.7 Description

This command causes the device to immediately enter the Standby mode.

## 5.1.15 Write Multiple

5.1.15.1 Command Code

C5h

5.1.15.2 Protocol

PIO data-out

5.1.15.3 Inputs

The LBA mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector



Count register specifies the number of sectors to be transferred.

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector	Count						
LBA Low	LBA(7:0	))						
LBA Mid	LBA(15	:8)						
LBA High	LBA(23	:16)						
Device	obs	Na	obs	DEV	LBA(27	:24)		
Command	C5h							

#### Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

#### Device -

The LBA bit shall be set to one to specify the address is an LBA.

**DEV** shall specify the selected device.

Bits(3:0) starting LBA bits (27:24)

5.1.15.4 Normal Output

#### Table 43: Write multiple command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

DEV shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

DRDY will be set to one.

**DF** (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.15.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block register contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred is indeterminate.

Register	7	6	5	4	3	2	1	0	
Error	Na	WP	MC	IDNF	MCR	ABRT	NM	Na	
Sector Count	Na	la l							
LBA Low	LBA(7:0	LBA(7:0)							
LBA Mid	LBA(15	:8)							
LBA High	LBA(23	:16)							
Device	Obs	Na	obs	DEV	LBA(27:24)				
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

## Table 44: Write multiple command for normal output information

Error register-

**IDNF** shall be set to one if a user-accessible address could not be found. IDNF shall be set to one if an address outside of the range user-accessible address is requested if command aborted is not returned.

**ABRT** shall be set to one if an error, include an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if an address outside of the range of user-accessible address is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device -

Shall be written with the address of first unrecoverable error.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

5.1.15.6 Prerequisites

DRDY set to one. If bit 8 of IDENTIFY DEVICE word 59 is cleared to zero, a successful SET MULTIPLE MODE command shall proceed a WRITE MULTIPLE command.

5.1.15.7 Description

This command writes the number of sectors specified in the Sector Count register.

The number of sectors per block is defined by the content of word 59 of the IDENTIFY DEVICE response.

When the WRITE MULTIPLE command is issued, the SECTOR Count register contains the number of sectors (not the number of blocks) requested. The device shall interrupt for each DRQ block transferred.

IF the number of requested sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for n sectors, where:

N = Remainder ( sector count / block count).

If the WRITE MULTIPLE command is received when WRITE MULTIPLE commands are disabled, the Write Multiple operation shall be rejected with command aborted.

Device errors encountered during WRITE MULTIPLE commands are posted after the attempted device write of the block or partial block transferred. The command ends with the sector in error, even if the error was in the middle of a block. Subsequent blocks are not transferred in the event of an error.

The contents of the Command Block Registers following the transfer of a data block that had a sector in error are undefined. The host should retry the transfer as individual requests to obtain valid error information. Interrupt pending is set when the DRQ bit is set to one at the beginning of each block or partial block.

# 5.1.16 Write Sector

5.1.16.1 Command Code

30h

5.1.16.2 Protocol

PIO data-out

5.1.16.3 Inputs

The LBA mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector Count register specifies the number of sectors to be transferred.

Register	7	6	5	4	3	2	1	0
Features	Na	Na						
Sector Count	Sector	Count						

## Table 45: Write sector command for inputs information



LBA Low	LBA(7:0	))			
LBA Mid	LBA(15	:8)			
LBA High	LBA(23	:16)			
Device	obs	LBA	obs	DEV	LBA(27:24)
Command	30h				

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

## Device -

The LBA bit shall be set to one to specify the address is an LBA.

**DEV** shall specify the selected device.

Bits(3:0) starting LBA bits (27:24)

## 5.1.16.4 Normal Output

## Table 59: Write sector command for inputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

#### DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

**DRQ** will be cleared to zero

ERR will be cleared to zero.

5.1.16.5 Error Outputs

An unrecoverable error encountered during the execution if this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred is indeterminate.

Register	7	6	5	4	3	2	1	0	
Error	Na	WP	MC	IDNF	MCR	ABRT	NM	Na	
Sector Count	Na	Na							
LBA Low	LBA(7:0	LBA(7:0)							
LBA Mid	LBA(15	:8)							
LBA High	LBA(23	:16)							
Device	Obs	Na	obs	DEV	LBA(27:24)				
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Table 46: Write sector command for error outputs information

Error register-

**IDNF** shall be set to one if a user-accessible address could not be found. IDNF shall be set to one if an address outside of the range of user-accessible addresses is requested if command aborted is not returned.

**ABRT** shall be set to one if an error, including an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if the device is not able to complete the action requested by the command. ABRT shall be set to one if an address outside of the range of user-accessible addresses is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.16.6 Prerequisites

DRDY set to one.

# 5.1.16.7 Description

This command writes from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The device shall interrupt for each DRQ block transferred.

# 5.1.17 Write DMA

5.1.17.1 Command Code

CAh

5.1.17.2 Protocol

DMA

5.1.17.3 Inputs

The LBA Mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector Count register specifies the number of sectors to be transferred.

Register	7	6	5	4	3	2	1	0	
Features	Na	Na							
Sector Count	Sector	Sector Count							
LBA Low	LBA(7:0	LBA(7:0)							
LBA Mid	LBA(15	:8)							
LBA High	LBA(23	:16)							
Device	obs	LBA	obs	DEV	LBA(27	:24)			
Command	CAh	CAh							

#### Table 47: Write DMA command for input information

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device -

The LBA bit shall be set to one to specify the address is an LBA.

**DEV** shall specify the selected device.

Bits (3:0) starting LBA bits (27:24)

Normal Output

## Table 48: Write DMA command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

**DEV** shall specify the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.17.4 Error Outputs

## Table 49: Write DMA command for error outputs information

Register	7	6	5	4	3	2	1	0	
Error	ICRC	WP	MC	IDNF	MCR	ABRT	NM	Obs	
Sector Count	Na	Na							
LBA Low	LBA(7:0	LBA(7:0)							
LBA Mid	LBA(15	:8)							
LBA High	LBA(23	:16)							
Device	Obs	Na	obs	DEV	LBA(27:24)				
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Error register-

**ICRC** shall be set to one if an interface CRC error has occurred during an Ultra DMA data transfer. The content of this bit is not applicable for Multiword DMA transfers.

**IDNF** shall be set to one if a user-accessible address could not be found. INDF shall be set to one if an address outside of the range of user-accessible address is requested if command aborted is not returned.

**ABRT** shall be set to one if an error, including an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if the device is not able to complete the action requested by the command. ABRT shall be set to one if an address outside of the range of user-accessible addresses is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.17.5 Prerequisites

DRDY set to one. The host shall initialize the DMA channel.

5.1.17.6 Description

The Write DMA command allows the host to write data using the DMA data transfer protocol.

## 5.1.18 Execute Device Diagnostic

5.1.18.1 Command Code

90h

5.1.18.2 Feature Set

General feature set

5.1.18.3 Protocol

Device diagnostic

5.1.18.4 Inputs

Only the command code (90h). All other registers shall be ignored.

#### Table 50: Execute device diagnostic command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							



LBA Mid	Na				
LBA High	Na				
Device	obs	Na	obs	Na	Na
Command	90h				

Device –

DEV shall be ignored.

Normal Outputs

The diagnostic code written into the Error register is an 8-bit code.

#### Table 51: Execute device diagnostic command for normal outputs information

Register	7	6	5	4	3	2	1	0		
Error	Diagnos	Diagnostic Code								
Sector Count	Signatu	Signature								
LBA Low	Signatu	Signature								
LBA Mid	Signatu	re								
LBA High	Signatu	re								
Device	Signatu	Signature								
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR		

#### Error register-

## **Diagnostic Code**

Sector Count, LBA Low, LBA Mid, LBA High, Device registers

**Device signature** 

Device register

#### DEV shall be cleared to zero.

Status register

TBD

#### Table 52: Execute device diagnostic command for status register information

Code	Description
01h	Device passed
Others	Device failed

# 5.1.18.5 Error Outputs

Table 10 shows the error information that is returned as a diagnostic code in the Error register.

# 5.1.18.6 Prerequisites

This command shall be accepted regardless of the state of DRDY.

## 5.1.18.7 Description

This command shall cause the devices to perform the internal diagnostic tests.

## 5.1.19 Security Set Password

## 5.1.19.1 Command Code

F1h

5.1.19.2 Feature Set

Security Mode feature set

5.1.19.3 Protocol

#### PIO data-out

5.1.19.4 Inputs

## Table 53: Security set password command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na			
Command	F1h							

Device -

DEV shall specify the selected device.

Normal Outputs

#### Table 54: Security set password command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to zero.

DRQ will be cleared to zero

ERR will be set to zero.

## 5.1.19.5 Error Outputs

#### Table 69: Security set password command for error outputs information

Register	7	6	5	4	3	2	1	0	
Error	Na	Na	Na	Na	Na	ABRT	Na	Na	
Sector Count	Na								
LBA Low	Na								
LBA Mid	Na	Na							
LBA High	Na								
Device	obs	Na	obs	DEV	Na				
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

**ERR** will be set to one if an Error register bit is set to one.

5.1.19.6 Prerequisites

DRDY set to one.

5.1.19.7 Description

This command transfer 512 byte of data from the host. Table 10 defines the content of this information. The data



transferred controls the function of this command. Table 11 defines the interaction of the identifier and security level bits.

The revision code field shall be returned in the IDENTIFY DEVICE word 92. The valid revision codes are 0001h through FFFEh. A value of 0000h or FFFFh indicates that the Master Password Revision Code is not supported.

Table 55: Security set password command's data content

Word	Content
0	Control Word
	Bit 0 Identifier 0=set User password
	1=set Master password
	Bits (7:1) Reserved
	Bit(8) Security level 0=High
	1=Maximum
	Bits(15:9) Reserved
1-16	Password(32 bytes)
17	Master Password Revision Code()
18-255	Reserved

Table 56: Security Set password command's identifier and security level bit interaction

Identifier	Level	Command result
User	High	The password supplied with the command shall be saved as the new
		User password. The Lock mode shall be enabled from the next power-on
		or hardware reset. The device shall than be unlocked by either the User
		password it the previously set Master password.
User	Maximum	The password supplied with the command shall be saved as the new
		User password. The lock mode shall be enabled from the next power-on
		or hardware reset. The device shall then be unlocked by only the User
		password. The Master password previously set is still stored in the
		device but shall not be unlock
Master	High or	This combination shall set a Master password but shall not enable or
	Maximum	disable the Lock mode. The security level is not changed. Master
		password revision code set to the value in Master Password Revision
		Code field.

## 5.1.20 Security Unlock

5.1.20.1 Command Code

F2h

5.1.20.2 Feature Set

Security Mode feature set

5.1.20.3 Protocol

PIO data-out

innodisk

## 5.1.20.4 Inputs

## Table 57: Security unlock command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na			
Command	F2h							

#### Device register-

DEV shall specify the selected device.

#### Normal Outputs

#### Table 58: Security unlock command for inputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

**DRDY** will be set to one.

**DF** (Device Fault) will be set to zero.

DRQ will be cleared to zero

ERR will be set to zero.

5.1.20.5 Error Outputs

The device shall return aborted if the device is in Frozen mode.

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

## Table 59: Security unlock command for inputs information

## Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

**DF** (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.20.6 Prerequisites

DRDY set to one.

67

5.1.20.7 Description

This command transfers 512 bytes of data from the host. Table13 defines the content of this information. If the Identifier bit is set to Master and the device is in high security level, then the password supplied shall be compared with the stored Master password. If the device is in maximum security level then the unlock shall be rejected.

If the Identifier bit is set to user then the device shall compare the supplied password with the stored User password. If the password compare fails then the device shall return command aborted to the host and decrements the unlock counter. This counter shall be initially set to five and shall decremented for each password mismatch when SECURITY UNLOCK and SECURITY ERASE UNIT commands shall be command aborted until a power-on reset or a hardware reset. SECURITY UNLOCK commands issued when the device is unlocked have no effect on the unlock counter.

# 5.1.21 Security Erase Prepare

5.1.21.1 Command Code

## F3h

5.1.21.2 Feature Set

Security Mode feature set

5.1.21.3 Protocol

#### Non-data

5.1.21.4 Inputs

#### Table 60: Security erase prepare command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na			
Command	F3h							

Device register-

DEV shall specify the selected device.

## Normal Outputs

## Table 61: Security erase prepare command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

## DRDY will be set to one.

DF (Device Fault) will be set to zero.

DRQ will be cleared to zero

ERR will be set to zero.

5.1.21.5 Error Outputs

The device shall return aborted if the device is in Frozen mode.

#### Table 62: Security erase prepare command for error outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

#### Error Register

ABRT shall be set to one if the device is in Frozen mode. ABRT may be set to one if the device is not able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

**BSY** will be cleared to zero indicating command completion

DRDY will be set to one.

**DF** (Device Fault) should be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.21.6 Prerequisites

DRDY set to one.

5.1.21.7 Description

The SECURITY ERASE PREPARE command shall be issued immediately before the SECURITY ERASE UNIT command to enable device erasing and unlocking. This command prevents accidental loss of data on the device.

## 5.1.22 Security Erase Unit

5.1.22.1 Command Code



## F4h

## 5.1.22.2 Feature Set

Security Mode feature set

5.1.22.3 Protocol

## PIO data-out.

5.1.22.4 Inputs

## Table 63: Security erase unit command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na	Na	Na	Na
Command	F4h							

Device register-

DEV shall specify the selected device.

#### Normal Outputs

## Table 79: Security erase unit command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

**BSY** shall be cleared to zero indicating command completion

DRDY shall be set to one.

DF (Device Fault) will be set to zero.

DRQ shall be cleared to zero

InnoDisk SATADOM D150SV

ERR shall be cleared to zero.

# 5.1.22.5 Error Outputs

The device shall return aborted if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, if Enhance Erase is specified but not supported, or if the data area is not successfully overwritten.

Table 64: Security erase unit command for error outputs information

Register	7	6	5	4 3		2	1	0						
Error	Na	Na	Na	Na	Na	ABRT	Na	Na						
Sector Count	Na	Ja												
LBA Low	Na	la												
LBA Mid	Na													
LBA High	Na													
Device	obs	Na	obs	DEV	Na									
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR						

## Error Register

ABRT shall be set to one if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, or if the data area is not successfully overwritten. ABRT may be set to one if the device is not able to complete the action requested by the command.

## Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

**DF** (Device Fault) should be set to one if a device fault has occurred.

**DRQ** will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.22.6 Prerequisites

DRDY set to one. This command shall be immediately preceded by a SECURITY ERASE PREPARE command.

5.1.22.7 Description

This command transfer 512 bytes of data from the host. Table12 defines the content of this information. If the password does not match the password previously saved by the device, the device shall reject the command with command aborted.

The SECURITY ERASE PREPARE command shall be completed immediately prior to the SECURITY ERASE UNIT command. If the device receives a SECURITY ERASE UNIT command without an immediately prior

SECURITY ERASE PREPARE command, the device shall command abort the SECURITY ERASE UNIT command.

When Normal Erase mode is specified, the SECURITY ERASE UNIT command shall write binary zeroes to all user data areas. The Enhanced Erase mode is optional. When Enhanced Erase Mode is specified, the device shall write predetermined data patterns to all user areas. In Enhanced Erase mode, all previously written user data shall be overwritten, including sectors that are no longer in use due to reallocation.

This command shall disable the device Lock mode, however, the Master password shall still be stored internally within the device and may be reactivated later a new User password is set.

Word	Content		
0	Control V	Vord	
	Bit 0	Identifier	0=Compare User password
			1= Compare Master password
	Bit 1	Erase mode	0=Normal Erase
			1=Enhanced Erase
	Bit(15:2)	Reserved	
1-16	Passwor	d (32 Bytes)	
17-255	Reserved	k	

## Table 65: Security erase unit password information

## 5.1.23 Security Freeze Lock

5.1.23.1 Command Code

## F5h

5.1.23.2 Feature Set

Security Mode feature set

5.1.23.3 Protocol

## Non-data.

5.1.23.4 Inputs

## Table 66: Security freeze lock for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	Na	Na	Na	Na	Na
Command	F5h			·			·	

Device register-

DEV shall specify the selected device.

Normal Outputs

Table 67: Security freeze lock for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion

DRDY shall be set to one.

DF (Device Fault) will be set to zero.

DRQ shall be cleared to zero

ERR shall be cleared to zero.

5.1.23.5 Error Outputs

The device shall return aborted if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, if Enhance Erase is specified but not supported, or if the data area is not successfully overwritten.

Table 68: Security freeze lock for error outputs information

Register	7	6	5	4	3	2	1	0					
Error	Na	Na	Na Na Na Na		Na	ABRT	Na	Na					
Sector Count	Na	Na											
LBA Low	Na												
LBA Mid	Na												
LBA High	Na												
Device	Obs	Na	obs	DEV	Na								
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR					

## Error Register

ABRT shall be set to one if the device is in locked mode. ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

**DRDY** will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.23.6 Prerequisites

DRDY set to one.

5.1.23.7 Description

The SECURITY FREEZE LOCK command shall set the device to Frozen mode. After command completion any other commands that update the device Lock mode shall be command aborted. Frozen mode shall be disabled by power-off or hardware reset. If SECURITY FREEZE LOCK shall be issued when the device in Frozen mode, the command executes and the device shall remain in Frozen mode.

Command disabled by SECURITY FREEZE LOCK are:

- SECUIRTY SET PASSWORD
- SECURITY UNLOCK
- SECURITY DISABLE PASSWORD
- SECURITY ERASE PREPARE
- SECURITY ERASE UNIT

# 5.1.24 Security Disable Password

5.1.24.1 Command Code

## F6h

5.1.24.2 Feature Set

Security Mode feature set

5.1.24.3 Protocol

PIO data-out.

5.1.24.4 Inputs

## Table 69: Security disable password command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							



LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na	Na	Na	Na
Command	F6h							

Device register-

DEV shall specify the selected device.

Normal Outputs

#### Table 70: Security disable password command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion

**DRDY** shall be set to one.

DF (Device Fault) will be set to zero.

DRQ shall be cleared to zero

ERR shall be cleared to zero.

5.1.24.5 Error Outputs

The device shall return aborted if the device is in Locked mode, or device is in Frozen mode.

#### Table 71: Security disable password command for error outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							



Device	obs	Na	obs	DEV	Na							
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR				

Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

**DF** (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.24.6 Prerequisites

DRDY set to one. Device shall be in Unlocked mode.

5.1.24.7 Description

The SECURITY DISABLE PASSWORD command transfer 512 bytes of data from the host. Table 13 defines the content of this information. If the password selected by word 0 matches the password previously saved by the device, the device shall disable the Lock mode. This command shall not change the Master password. The Master password shall be reactivated when a User password if set.

Word	Content
0	Control Word
	Bit 0 Identifier 0=Compare User password
	1= Compare Master password
	Bit(15:1) Reserved
1-16	Password (32 Bytes)
17-255	Reserved


Table 72: Security disable password command content

# 6. Part Number Rule

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
CODE	D	Ε	S	9	-	1	2	8	J	3	0	Α	С	2	S	В	F	-			
									Definition												
Code 1 <sup>st</sup> (Di	sk)								Co	Code 13 <sup>th</sup> (Operation Temperature)											
D : Disk									C: \$	Standa	ard Gr	ade (	0°C∼-	<b>+70</b> ℃	)						
Code 2 <sup>nd</sup> ~ 4	4 <sup>th</sup> (Fo	orm I	Facto	or)					W:	Indust	rial G	rade (	[ <b>-40</b> ℃	~ +85	°C)						
ES9: SATADO	ES9: SATADOM D150SV								Co	de 14	4 <sup>th</sup> (Ir	ntern	al co	ontro	I)						
Code 6 <sup>th</sup> ~8 <sup>th</sup>	<sup>ih</sup> (Ca	pacit	:y)						Nu	nber:	TSOP	versi	on, Le	etter: I	BGA v	versio	า.				
128: 128MB			02G:	2GB					Co	Code 15 <sup>th</sup> (Channel of data transfer)											
256: 256MB			04G: -	48GB					S: 8	S: Single Channel											
512: 512MB			08G: 3	8GB					D: I	D: Dual channel											
01G: 1GB			16G:	16GB					Co	Code 16 <sup>th</sup> (Flash Type)											
Code 9 <sup>th</sup> ~1 <sup>r</sup>	1 <sup>th</sup> (Se	eries	)						B: <sup>-</sup>	B: Toshiba SLC											
J30: D150 seri	es								Code 17 <sup>th</sup> (Pin7 VCC)												
Code 12 <sup>th</sup> (F	irmw	are v	/ersi	on)					F: Pin7 Vcc (without power cable)												
							Code 20th~22ND (Customized code)														
A: Standard F/	Standard F/W version							Customized code													

# 7. Appendix

# 7.1 Power cable specifications



# Figure 6: SATADOM D150SV power cable mechanical drawing

Ke%e% e	CERTI	FICATE	옷 다섯 다섯 2	
5 0% 0% 0	I Issued Date: July 11, 2011 Report No. : 117155R-ITCEP07V04			
P.	This is to certify that the following designated product			
	Product : SATADOM D150SV / D150SH			
쁥	Trade name : InnoDisk			
ę	Model Number : DES9-XXXJ30AXXXX, DES9B-XXXJ30AXXXX			
ē	Company Name : Innodisk Corporation.			
74 12			5	
3	This product, which has been issued the test report listed as above in QuieTek			
9	Laboratory, is based on a single evaluation of one sample and confirmed to			
G /	comply with the requirements of the following EMC standard.			
Ĝ /			1	
R /	EN 55022:2006+A1: 2007 Class B	EN 55024: 1998+A1: 2001+A2: 2003	ň	
	EN 61000-3-2: 2006+A2: 2009 EN 61000-3-3: 2008	IEC 61000-4-2: 2008 IEC 61000-4-3: 2010		
2	EN 61000-3-3; 2008	IEC 61000-4-4: 2011	ц К	
9		IEC 61000-4-5: 2005		
9		IEC 61000-4-6: 2008	C	
6		IEC 61000-4-8: 2009	ē	
Ĝ		IEC 61000-4-11: 2004	Ě	
i i i i i i i i i i i i i i i i i i i			Ĭ	
10 X 0				
2		TEST LABORATORY		
5		HADA		
5		_ Altan St	C L	
6		Vincent Lin / Manager	C	

QuieTek No.5-22, Ruishukeng, Linkou Dist., New Taipei City 24451, Taiwan, R.O.C. TEL:+886-2-8601-3788 FAX:+886-2-8601-3789 Email:service@quietek.com http://www.quietek.com



QuieTek No.5-22, Ruishukeng, Linkou Dist., New Taipei City 24451, Taiwan, R.O.C. TEL:+886-2-8601-3788 FAX:+886-2-8601-3789 Email:service@quietek.com http://www.quietek.com