

innodisk

Approval Sheet

Customer	
Product Number	M3SW-2GSJCCL6-F
Module speed	PC3-6400
Pin	204 pin
CI-tRCD-tRP	6-6-6
SDRAM Operating Temp	0℃~85℃
Date	24 th June 2016

Approval by Customer

P/N:

Signature:

Date:

Sales: Sr. Technical Manager: John Hsieh

Rev 1.2



1. Features

Key Parameter

Industry	Speed	Da	ta Rate MT/	S	tAA	tRCD	tRP
Nomenclature	Grade	CL=6	CL=7	CL=9	(ns)	(ns)	(ns)
PC3-6400	L	800	-	-	13.125	13.125	13.125

- JEDEC Standard 204-pin Dual In-Line Memory Module
- Intend for PC3-6400 applications
- Inputs and Outputs are SSTL-15 compatible
- VDD=VDDQ= 1.5 Volt (+0.075/-0.075)
- Bi-directional Differential Data Strobe
- DLL aligns DQ and DQS transition with CK transition
- SDRAMs have 8 internal banks for concurrent operation
- Normal and Dynamic On-Die Termination support.
- SDRAMs are 78-ball BGA Package

- 8 bit pre-fetch
- Two different termination values (Rtt_Nom & Rtt WR)
- Auto & self refresh 7.8 μ s (Tc \leq +85°C)
- •15/10/1 Addressing (row/column/rank)-2GB
- SDRAM operating temperature range

$$0^{\circ}C \leq Tc \leq +85^{\circ}C$$

- Programmable Device Operation:
 - Burst Type: Sequential or Interleave
 - Device CAS# Latency: 6
 - Burst Length: switch on-the-fly: BL=8 or BC 4
- RoHS Compliant (Section 13)



2. Environmental Requirements

iDIMM are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
Topr	Operating Temperature (ambient)	0 to +65	°C	1
Тѕтс	Storage Temperature	-50 to +100	°C	
Hopr	Operating Humidity (relative)	10 to 90	%	
Нѕтс	Storage Humidity (without condensation)	5 to 95	%	
PBAR	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1,2

^{1.} The component maximum case temperature (Tcase) shall not exceed the value specified in the DDR DRAM component specification.

3. DRAM Parameters by device density

RTT_Nom Setting	Paran	2Gb	Units	
tRFC	REF command ACT or REF	160	ns	
4DEEL	Average periodic refresh	0°C≦Tcase≦85°C	7.8	μs
tREFI	interval	85°C≦Tcase ≦95 °C	3.9	μs

^{2.} Up to 9850 ft.



4. Ordering Information

DDR3 SODIMM										
Part Number	Density	Speed	DIMM	Number of	Number	ECC				
			Organization	DRAM	of rank					
M3SW-2GSJCCL6-F	2GB	PC3-6400	256Mx64	8	1	N				



5. Pin Configurations (Front side/Back side)

X64 SODIMM

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	VREFDQ	2	Vss	69	DQ27	70	DQ31	137	DQS4	138	Vss
3	Vss	4	DQ4	71	Vss	72	Vss	139	Vss	140	DQ38
5	DQ0	6	DQ5	73	CKE0	74	CKE1	141	DQ34	142	DQ39
7	DQ1	8	Vss	75	VDD	76	VDD	143	DQ35	144	Vss
9	Vss	10	/DQS0	77	NC	78	A15 ***	145	Vss	146	DQ44
11	DM0	12	DQS0	79	BA2	80	A14 ***	147	DQ40	148	DQ45
13	Vss	14	Vss	81	VDD	82	VDD	149	DQ41	150	Vss
15	DQ2	16	DQ6	83	A12, /BC	84	A11	151	Vss	152	/DQS5
17	DQ3	18	DQ7	85	A9	86	A7	153	DM5	154	DQS5
19	Vss	20	Vss	87	VDD	88	VDD	155	Vss	156	Vss
21	DQ8	22	DQ12	89	A8	90	A6	157	DQ42	158	DQ46
23	DQ9	24	DQ13	91	A 5	92	A4	159	DQ43	160	DQ47
25	Vss	26	Vss	93	VDD	94	VDD	161	Vss	162	Vss
27	/DQS1	28	DM1	95	A3	96	A2	163	DQ48	164	DQ52
29	DQS1	30	/Reset	97	A1	98	A0	165	DQ49	166	DQ53
31	Vss	32	Vss	99	VDD	100	VDD	167	Vss	168	Vss
33	DQ10	34	DQ14	101	CK0	102	CK1	169	/DQS6	170	DM6
35	DQ11	36	DQ15	103	/CK0	104	/CK1	171	DQS6	172	Vss
37	Vss	38	Vss	105	VDD	106	VDD	173	Vss	174	DQ54
39	DQ16	40	DQ20	107	A10, /AP	108	BA1	175	DQ50	176	DQ55
41	DQ17	42	DQ21	109	BA0	110	/RAS	177	DQ51	178	Vss
43	Vss	44	Vss	111	VDD	112	VDD	179	Vss	180	DQ60
45	/DQS2	46	DM2	113	/WE	114	/S0	181	DQ56	182	DQ61
47	DQS2	48	Vss	115	/CAS	116	ODT0	183	DQ57	184	Vss
49	Vss	50	DQ22	117	VDD	118	VDD	185	Vss	186	/DQS7
51	DQ18	52	DQ23	119	A13 ***	120	ODT1	187	DM7	188	DQS7
53	DQ19	54	Vss	121	/S1	122	NC *	189	Vss	190	Vss
55	Vss	56	DQ28	123	VDD	124	VDD	191	DQ58	192	DQ62
57	DQ24	58	DQ29	125	TEST/NC	126	VREFCA	193	DQ59	194	DQ63
59	DQ25	60	Vss	127	Vss	128	Vss	195	Vss	196	Vss
61	Vss	62	/DQS3	129	DQ32	130	DQ36	197	SA0	198	/EVENT
63	DM3	64	DQS3	131	DQ33	132	DQ37	199	VDDspd	200	SDA
65	Vss	66	Vss	133	Vss	134	Vss	201	SA1	202	SCL
67	DQ26	68	DQ30	135	/DQS4	136	DM4	203	Vtt	204	Vtt

NC = No Connect

TEST (PIN# 125) reserve for bus probing, is NC on normal modules.

Pin might conneceted to NC ball od DRAMs (depanding on density); alternatively may connect to termination resistor



6. Architecture


Pin Definition

Pin Name	Description	Pin Name	Description
A0 - A13 (A14 or A15)	SDRAM address bus	SCL	Serial Presence Detect Clock Input
BA0 - BA1 (or BA2)	SDRAM Bank Address Inputs	SDA	Serial Presence Detect Data input/output
/RAS	SDRAM row address strobe	SA0 – SA2	Serial Presence Detect Address Inputs
/CAS	SDRAM column address strobe	Vdd	Power Supply
WE	SDRAM write enable	VDDID	VDD Identification Flag
/S0 - /S1	DIMM Rank Select Lines	VDDQ	SDRAM I/O Driver power supply
CK0 – CKE1	SDRAM clock enable lines	Vrefdq	SDRAM I/O Reference supply
DQ0 – DQ63	DIMM memory data bus	Vrefca	SDRAM Command/address reference supply.
CB0 – CB7	DIMM ECC check bit	Vss	Ground
DQS0 - DQS8 /DQS0-/DQS8	SDRAM data strobes	VDDSPD	Serial EEPROM positive power supply
DM0 – DM8	SDRAM data masks	NC	Spare Pin
ODT0-ODT1	Spare Pin	/Reset	Reset enable
CK0 – CK1 /CK0 - /CK1	Differential SDRAM Clocks	Event#	Reserved for optional temperature-sensing hardware
RSVD	Reserved for future use.	Vтт	SDRAM I/O termination supply.



7. Function Block Diagram:

- (2GB, 1 Rank, 256Mx8 DDR3 SDRAMs)





8. SDRAM Absolute Maximum Ratings

Symbol	Pa	arameter	Rating	Units	Note
-		Normal Operating Temp.	0 to 85	°C	1,2
T _{OPER}	Operation Temperature	Extended Temp.(optional)	85 to 95	°C	1,3
T _{STG}	Storage Temperature		-55 to 100	°C	4,5
V _{IN,} V _{OUT}	Voltage on any pins rela	tive to Vss	-0.4 to +1.975	V	4
V _{DD}	Voltage on VDD supply relative to Vss		-0.4 to +1.975	V	4,6
V _{DDQ}	Voltage on VDDQ suppl	y relative to Vss	-0.4 to +1.975	V	4,6

Note:

1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM.

For measurement conditions, please refer to the JEDEC document JESD51-2.

- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:
 - a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.
 - b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 =0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 =0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.
- 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV



9. DRAM AC & DC Operating

Symbol	Parameter	Min	Тур.	Max	Units	Notes			
Recommended DC Operating Conditions									
VDD	Supply Voltage	1.425	1.5	1.575	V	1,2			
VDDQ	Supply Voltage	1.425	1.5	1.575	V	1,2			
	Single Ended AC/I	DC Input Le	evels						
VIH (DC)	DC Input High (Logic1) Voltage	VREF + 0.1	-	VDD	V	3			
VIL (DC)	DC Input Low (Logic 0) Voltage	Vss	-	VREF - 0.1	V	3			
VIH (AC)	AC Input High (Logic1) Voltage	VREF+ 0.175	-	-	V	3			
VIL (AC)	AC Input Low (Logic 0) Voltage	-	-	VREF - 0.175	V	3			
VREFDQ (DC)	Reference Voltage for DQ, DM inputs	0.49VddQ	0.5VDDQ	0.51VDDQ	V	4,5			
VREFCA (DC)	Reference Voltage for ADD,CMD inputs	0.49VddQ	0.5VDDQ	0.51VDDQ	V	4,5			
	Single Ended AC/D	C output L	evels						
Vон (DC)	DC output high measurement level (for IV curve linearity)	-	0.8 x VDDQ	-	V				
Vom (DC)	DC output mid measurement level (for IV curve linearity)	-	0.5 x VDDQ	-	V				
Vol (DC)	DC output low measurement level (for IV curve linearity)	-	0.2 x VDDQ	-	V				
Vон (AC)	AC output high measurement level (for output SR)	-	VTT + 0.1 x VDDQ	-	V	6			
Vol (AC)	AC output low measurement level (for output SR)		VTT - 0.1 x VDDQ	-	V	6			



Symbol	Parameter	Min	Тур.	Max	Units	Notes				
	Differential AC/DC Input Levels									
VIHdiff	Differential Input high	+0.2	-	Note 9	V	7				
VILdiff	Differential Input logic Low	Note 9	-	-0.2	V	7				
VIHdiff(ac)	Differential Input high ac	2* (VIH (AC)- VREF)	-	Note 9	V	8				
VILdiff(ac)	Differential Input logic Low ac	Note 9	-	2* (VREF- VIL (AC))	٧	8				
	Differential AC and I	DC Output	Levels							
VOHdiff(AC)	AC differential output high measurement level (for output SR)	-	+ 0.2 x VDDQ	-	V	10				
VOLdiff(AC)	AC differential output low measurement level (for output SR)	-	- 0.2 x VDDQ	-	V	10				

Note:

- 1. Under all conditions VDDQ must be less than or equal to VDD.
- VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
- For DQ and DM, Vref = VrefDQ. For input ony pins except RESET#, Vref = VrefCA.
- The ac peak noise on VRef may not allow VRef to deviate from VRef(DC) by more than +/-1% VDD (for reference: approx. +/- 15 mV).
- For reference: approx. VDD/2 +/- 15 mV.
- 6. The swing of \pm 0.1 × VDDQ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to VTT = VDDQ/2
- 7. Used to define a differential signal slew-rate.
- 8. For CK CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS DQS#, DQSL#, DQSL#, DQSU# use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- 9. These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQSL#, DQSL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single- ended signals as well as the limitations for overshoot and undershoot.
- 10. The swing of \pm 0.2 \times VDDQ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to VTT = VDDQ/2 at each of the differential outputs.



10. Operating, Standby, and Refresh Currents

- 2GB SODIMM (1 Rank, 256Mx8 DDR3 SDRAMs $T_{CASE} = 0 \, ^{\circ}C \sim 70 \, ^{\circ}C$)

Symbol	Parameter/Condition	า	PC3-6400	Unit
I DD0	One bank; Active - Precharge		256	mA
I DD1	One bank; Active - Read - Precharge		360	mA
I DD2N	Precharge Standby Current		120	mA
IDD2NT	Precharge Standby ODT Current		136	mA
I DDOD	Precharge Power Down Current	Fast Mode	80	mA
I DD2P	Precharge Power Down Current	Slow Mode	80	mA
I DD2Q	Pecharge Quiet Standby Current	112	mA	
I DD3N	Active Standby Current		176	mA
I DD3P	Active Power-Down Current		112	mA
I DD4R	Operating Current Burst Read		520	mA
I DD4W	Operating Current Burst Write		600	mA
I DD5B	Burst Refresh Current		1360	mA
I DD6	Self-Refresh Current: Normal Temperature Range		80	mA
I DD7	Operating Bank Interleave Read Curr	1080	mA	
I DD8	RESET Low Current		80	mA



11. Timing Parameters

(Tcase = 0 °C ~ 70 °C; $V_{DDQ} = V_{DD}$, See AC Characteristics)

		PC3	-6400	
Symbol	Parameter	Min.	Max.	Unit
	Clock Timing			
tck (DLL-Off)	Minimum Clock Cycle Time	8	-	ns
tck (avg)	Average Clock Period	2.5	3.3	ns
tch (avg)	Average high pulse width	0.47	0.53	tck (avg)
tCL (avg)	Average low pulse width	0.47	0.53	tck (avg)
tok (abs)	Absolute Clock Period	tCK(avg) min + tJIT(per) min	tCK(avg) max + tJIT(per) max -	Ps
tch (abs)	Absolute high pulse width	0.43	-	tck (avg)
tCL (abs)	Absolute low pulse width	0.43	-	tck (avg)
JIT (per)	Clock Period Jitter	-100	100	Ps
TJIT (per, lck)	Clock Period Jitter during DLL locking period.	-90	90	Ps
JIT (CC)	Cycle to Cycle Period Jitter	2	00	Ps
TJIT (CC, lck)	Cycle to Cycle Period Jitter during DLL locking period.	1	80	Ps
TJIT (duty)		-	-	Ps
TERR (2per)	Cumulative error across 2 cycle	-147	147	Ps
TERR (3per)	Cumulative error across 3 cycle	-175	175	Ps
TERR (4per)	Cumulative error across 4 cycle	-194	194	Ps
TERR (Sper)	Cumulative error across 5 cycle	-209	209	Ps
TERR (6per)	Cumulative error across 6 cycle	-222	222	Ps
TERR (7per)	Cumulative error across 7 cycle	-232	232	Ps
TERR (8per)	Cumulative error across 3 cycle	-241	241	Ps
TERR (9per)	Cumulative error across 4 cycle	-249	249	Ps
TERR (10per)	Cumulative error across 5 cycle	-257	257	Ps

TERR (11per)	Cumulative error across 6 cycle	-263	263	Ps
TERR (12per)	Cumulative error across 7 cycle	-269	269	Ps
TERR (nper)	Cumulative error across 13~50 cycle	0.681		Ps
	Data Timing			
Symbol	Parameter	Min.	Max.	Unit
tDSQ.	DQS, DQS# to DQ skew, per group, per access	-	200	Ps
tQH	DQ output hold time from DQS, DQS#	0.38	-	tCK(avg)
tLZ (DQ)	tLZ (DQ) DQ low-impedance time from CK, CK#		400	Ps
tHZ(DQ)	ยนz(DQ) DQ high impedance time from CK, CK#		400	Ps
tDS(base) AC150	Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels	75	-	Ps
tDH(base) DC 100			-	Ps
Data Strobe Timing				
Symbol	Parameter	Min.	Max.	Unit
tRPRE	DQS,DQS# differential READ Preamble	0.9		tCK(avg)
tRPST	DQS, DQS# differential READ Postamble	0.3		tCK(avg)
tQSH	DQS, DQS# differential output high time	0.38		tCK(avg)
tQSL	DQS, DQS# differential output low time	0.38		tCK(avg)
tWPRE	tWPRE DQS, DQS# differential WRITE Preamble			tCK(avg)
tWPST	DQS, DQS# differential WRITE 0.3 Postamble			tCK(avg)
tDQSCK	DQS, DQS# rising edge output access time from rising CK, CK#	-400	400	Ps

innodisk

tLZ(DQS)	DQS and DQS# low-impedance time (Referenced from RL - 1)	-800	400	Ps
tHZ(DQS)	DQS and DQS# high-impedance time (Referenced from RL + BL/2)	-	400	Ps
tDQSL	DQS, DQS# differential input low pulse width	0.45	0.55	tCK(avg)
tDQSH	DQS, DQS# differential input high pulse width	0.45	0.55	tCK(avg)
tDQ88	DQS, DQS# rising edge to CK, CK# rising edge	-0.25	0.25	tCK(avg)
tDSS	DQS, DQS# falling edge setup time to CK, CK# rising edge	0.2	-	tCK(avg)
tDSH	DQS, DQS# falling edge hold time from CK, CK# rising edge	0.2	-	tCK(avg)
	Command and Address Tim	ning		
Symbol	Symbol Parameter		Max.	Unit
IDLLK	DLL locking time	512	-	nCK
tRTP	Internal READ Command to PRECHARGE Command delay	max(4nC K, 7.5ns)	-	
tWTR	Delay from start of internal write max(4nd transaction to Internal read command K, 7.5n		-	
tWR	WRITE recovery time	15	-	ns
tMRD	Mode Register Set command cycle time	4	-	nCK
tMOD	Mode Register Set command update delay	max(12n CK, 15ns)	-	
tRCD	Refer to Section 1 Feature			
tRP	Refer to Section 1 Feature			
	Refer to Section 1 Feature			
tRC	Refer to Section 1	Feature		



tDAL (min)	Auto precharge write recovery + precharge time	WR + roundup(tRP / tCK(avg))		nCK	
MPRR	Multi-Purpose Register Recovery Time	1	-	nCK	
tRAS	ACTIVE to PRECHARGE command period	38.5	9 tREFI	ns	
tRRD	ACTIVE to ACTIVE command period for 1KB - K, 10ns)		-		
tRRD	ACTIVE to ACTIVE command period for 2KB page size	max(4nC - K, 10ns)			
tFAW	Four activate window for 1KB page size	page size 40 -		ns	
tFAW	Four activate window for 2KB page size 50 -		ns		
ti3 (base)	Command and Address setup time to CK, CK#, referenced to Vih(ac) / Vil(ac) levels.			ns	
tiH(base)	Command and Address hold time from CK, CK# referenced to Vih(dc) / Vil(dc) levels	275		ps	
ti8(base) AC150	Command and Address setup time to CK, CK# referenced to Vih(ac) / Vil(ac) levels	350		ps	
	Calibration Timing				
Symbol	Parameter	Min.	Max.	Unit	
tZQinit	Power-up and RESET calibration time	512	-	nCK	
tZQoper	Normal operation Full calibration time	256	-	nCK	
tzqcs	12QC3 Normal operation Short calibration time 6		-	nCK	
	Reset Timing				
Symbol	Parameter	Min.	Max.	Unit	
tXPR	Exit Reset from CKE HIGH to a valid command	max(5nC K,tRFC(mi n) +10ns)	-		
Self Refresh Timings					

Symbol	Parameter	Min.	Max.	Unit
txs	Exit Self Refresh to commands not requiring a locked DLL	Max(3nCK), tRFC(min) +7.5ns)		
tXSDLL	Exit Self Refresh to commands requiring a locked DLL.	tDLL(min)	-	nCK
tCKESR	Minimum CKE low width for Self Refresh entry to exit timing.	tCKE9min) +1nCK	,	
tCKSRE	Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE) Max(5nCK10ns)		-	
tcksRX	Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	Max(5nCK ,10ns)	-	
	Power Down Timings			
Symbol	Parameter	Min.	Max.	Unit
tXP	Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	max(3nC K, 7.5ns)	-	
tXPDLL	Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	max(10n CK, 24ns)	-	
tCKE	CKE minimum pulse width K,7.5ns)		-	
tCPDED	Command pass disable delay	1	-	nCK
tPD	Power Down Entry to Exit Timing	tCK(min)	9"tREFI	
tACTPDEN	Timing of ACT command to Power Down entry	1	-	nCK
tPRPDEN	Timing of PRE or PREA command to Power Down entry	1	-	nCK

innodisk

tRDPDEN	Timing of RD/RDA command to Power Down entry	RL+4+1	-	nCK
tWRPDEN	Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	WL + 4 + (tWR / tCK(avg)	-	nCK
tWRAPDEN	Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	WL + 4 + WR + 1	-	nCK
tWRPDEN	Timing of WR command to Power Down entry (BC4MRS)	WL + 2 + (tWR / tCK(avg)	-	nCK
tWRAPDEN	Timing of WRA command to Power Down WL + 2 - entry (BC4MRS) WR + -		-	nCK
tREFPDEN	Timing of REF command to Power Down entry	1	-	nCK
tMRSPDEN	Timing of MRS command to Power Down entry		-	nCK
	ODT Timings			
Symbol Parameter		Min.	Max.	Unit
ODTH4	ODT high time without write command or with write command and BC4	4	-	nCK
ортнв	ODT high time with Write command and BL8	6	-	nCK
tAONPD	Asynchronous RTT turn-on delay (Powe- Down with DLL frozen)		8.5	ns
tAOFPD	Asynchronous RTT turn-off delay (Power- Down with DLL frozen)		8.5	ns
tAON	RTT-turn-on	-400	400	ps
tAOF	RTT_Nom and RTT_WR turn-off time from ODTLoff reference	0.3	0.7	tCK(avg)
tADC	RTT dynamic change skew	0.30	0.7	tCK(avg)




White Leveling Timing				
Symbol	Parameter Min. M:		Max.	Unit
tWLMRD	First DQS/DQS# rising edge after write 40 - leveling mode is programmed		-	nCK
tWLDQSEN	WLDQSEN DQS/DQS# delay after write leveling 25 - mode is programmed		nCK	
tWLS	Write leveling setup time from rising CK, CK# crossing to rising DQS, DQS# crossing	325	-	ps
tWLH	Write leveling hold time from rising DQS, DQS# crossing to rising CK, CK# crossing	325	-	ps
tWLO	Write leveling output delay 0 9		ns	
tWLOE	Write leveling output error	0 2 n		ns



12. PACKAGE DIMENSION

- (2GB, 1 Rank 256Mx8 DDR3 base SODIMM)





13. RoHS Declaration

innodisk

宜鼎國際股份有限公司

Innodisk Corporation

Tel:(02)7703-3000 Fax:(02) 7703-3555 Internet: http://www.innodisk.com/

ROHS 自我宣告書(RoHS Declaration of Conformity)

Manufacturer Product: All Innodisk EM Flash and Dram products

一、宣鼎國際股份有限公司(以下稱本公司)特此保證售予貴公司之所有產品,皆符合歐盟 2011/65/EU 關於 RoHS 之規範要求。

Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) requirement

二、 本公司同意因本保證書或與本保證書相關事宜有所爭議時,雙方宜友好協商,違成協議。

Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
Cd	< 100 ppm
Pb	< 1000 ppm
Hg	< 1000 ppm
Chromium VI (Cr+6)	< 1000 ppm
Polybromodiphenyl ether (PBDE)	< 1000 ppm
Polybrominated Biphenyls (PBB)	< 1000 ppm

立 保 證 書 人 (Guarantor)

Company name 公司名稱: Innodisk Corporation 宜鼎國際股份有限公司

Company Representative 公司代表人: Richard Lee 李鐘亮

Company Representative Title 公司代表人職稱: CEO 執行長





Revision Log

Rev	Date	Modification
0.1	24 th June 2016	Preliminary Edition
1.0	24 th June 2016	Official released.