

SATADOM

D150SH-L Series

Customer:	
Customer	
Part Number:	
Innodisk	
Part Number:	
Innodisk	
Model Name:	
Date:	

Innodisk	Customer
Approver	Approver

Total Solution For Industrial Flash Storage



Table of contents

REVISION HISTORY	3
LIST OF FIGURES	4
PRODUCT OVERVIEW	5
1.1 Introduction of Innodisk SATADOM D150SH-L	
1.2 Product View	
1.3 PRODUCT MODELS.	
1.4 SATA Interface	
1.5 CAPACITY	
2. THEORY OF OPERATION	
2.1 Overview	6
2.2 SATA II CONTROLLER	
2.3 Error Detection and Correction	
2.4 Wear-Leveling	
2.5 BAD BLOCKS MANAGEMENT	
3. INSTALLATION REQUIREMENTS	
3.1 SATADOM D150SH-L PIN DIRECTIONS	8
3.2 ELECTRICAL CONNECTIONS FOR SATADOM D150SH-L	8
3.3 Device drive	8
4. SPECIFICATIONS	9
4.1 CE AND FCC COMPATIBILITY	9
4.2 ROHS COMPLIANCE	9
4.3 Environmental Specifications	9
4.3.1 Temperature Ranges	9
4.3.2 Humidity	9
4.3.3 Shock and Vibration	9
4.3.4 Mean Time between Failures (MTBF)	9
4.4 Endurance	10
4.5 Transfer Mode	10
4.6 PIN ASSIGNMENT	10
4.7 PIN7 VCC	11
4.8 MECHANICAL DIMENSIONS	12
4.9 Weight	13
SATADOM D150SH-L:	13
4.10 Performance	13
4.11 SEEK TIME	13
4.12 Hot Plug	13



4.13 NAND FLASH MEMORY	13
4.14 ELECTRICAL SPECIFICATIONS	13
4.14.1 Power Requirement	13
4.14.2 Power Consumption	13
4.15 Device Parameters	14
5. SUPPORTED ATA COMMANDS	15
5.1 SUPPORTED ATA COMMANDS	15
5.1.1 Check Power Mode	16
5.1.2 IDENTIFY DEVICE	
5.1.3 IDLE	26
5.1.4 Idle Immediate	28
5.1.5 SMART	29
5.1.6 Read Multiple	34
5.1.7 Read Sector(s)	36
5.1.8 Read Verify Sector	39
5.1.9 Read DMA	41
5.1.10Set Multiple Mode	43
5.1.11 Set Sleep Mode	45
5.1.12Flush Cache	47
5.1.13 Standby	49
5.1.14Standby Immediate	51
5.1.15 Write Multiple	52
5.1.16Write Sector	55
5.1.17Write DMA	58
5.1.18Execute Device Diagnostic	60
5.1.19Security Set Password	62
5.1.20Security Unlock	64
5.1.21 Security Erase Prepare	66
5.1.22Security Erase Unit	68
5.1.23 Security Freeze Lock	71
5.1.24Security Disable Password	73
6. PART NUMBER RULE	76
7. APPENDIX	76
7.1 POWER CARLE SPECIFICATIONS	
/ LLIWER LADIE SEELIER ALIUNS	/n



REVISION HISTORY

Revision	Description Date	
1.0	First Released	NOV, 2012
1.1	Revised CE and FCC certificate	AUG, 2013



List of Figures

Figure 1: Innodisk SATADOM D150SH-L	5
FIGURE 2: INNODISK SATADOM D150SH-L BLOCK DIAGRAM	6
FIGURE 3: SIGNAL SEGMENT AND POWER SEGMENT	8
FIGURE 4: FUSE CIRCUIT DESIGN FOR SATADOM D150SH-L WITH PIN7 VCC	11
FIGURE 5: SATADOM D150SH-L MECHANICAL DIMENSIONS	12
FIGURE 6: SATADOM D150SH-L POWER CABLE MECHANICAL DRAWING	76



Product Overview

1.1 Introduction of Innodisk SATADOM D150SH-L

Innodisk Serial ATA Disk on Module (SATADOM) D150SH-L supports SATA II standard (3Gb/s) interface with good performance and thus performs faster data transfer rate. Sustain read is 33MB (Max) per second, and sustain write is 31MB (Max) per second. Moreover, Innodisk SATADOM D150SH-L is designed as the smallest form factor size that could enhance compatibility with various applications. Innodisk SATADOM D150SH-L has patented power pin7 header. In other words, it can connect to the SATA port without additional power cable.

Innodisk SATADOM D150SH-L is also suitable in industrial field. It effectively reduces the booting time of operation system and the power consumption is less than hard disk drive (HDD). Innodisk SATADOM D150SH-L can work under harsh environment and complies with ATA protocol, no additional drives are required, and the SSD can be configured as a boot device or data storage device.

1.2 Product View



Figure 1: Innodisk SATADOM D150SH-L and Type D

1.3 Product Models

Innodisk SATADOM D150SH-L is available in follow capacities.

SATADOM D150SH-L TSOP 128MB ~ 16GB

1.4 SATA Interface

Innodisk SATADOM D150SH-L support SATA II interface, and compliant with Serial ATA Gen 1 and Gen 2 specification (Gen2 supports 1.5Gbps /3.0Gbps data rate). SATA connector uses a 7-pin signal segment.

1.5 Capacity

SATADOM D150SH-L provides unformatted 128MB, 256MB, 512MB, 1GB, 2GB, 4GB, 8GB and 16GB capacities within SLC Flash IC.



2. Theory of operation

2.1 Overview

Figure 2 shows the operation of Innodisk SATADOM D150SH-L from the system level, including the major hardware blocks.




Figure 2: Innodisk SATADOM D150SH-L Block Diagram

Innodisk SATADOM D150SH-L integrates a SATA II controller and NAND flash memories. Communication with the host occurs through the host interface, using the standard ATA protocol. Communication with the flash device(s) occurs through the flash interface.

2.2 SATA II Controller

The SATA II controller is 3.0 Gbps (Gen. 2), and support hot-plug. The Serial ATA physical, link and transport layers are compliant with Serial ATA Gen 1 and Gen 2 specification (Gen 2 supports 1.5Gbps/3.0Gbps data rate).

The controller is equipped with 96KB of internal memory. 64 KB of memory is used for data buffer, and 32 KB is used for general purpose. The internal memory can also be used as an intermediate memory for storing data blocks during a wear-leveling procedure. There are 40KB of internal memory is used for code. A 10KB internal boot ROM includes basic routines for accessing the flash memories and for loading the main code into the internal memory.



2.3 Error Detection and Correction

Highly sophisticated Error Correction Code algorithms are implemented. The ECC unit consists of the Parity Unit (parity-byte generation) and the Syndrome Unit (syndrome-byte computation). This unit implements an algorithm that can correct 16 bits per 512 bytes in an ECC block. Code-byte generation during write operations, as well as error detection during read operation, is implemented on the fly without any speed penalties.

2.4 Wear-Leveling

Flash memory can be erased within a limited number of times. This number is called the *erase cycle limit* or *write endurance limit* and is defined by the flash array vendor. The erase cycle limit applies to each individual erase block in the flash device.

Innodisk SATADOM D150SH-LV/D150SH-L uses a static wear-leveling algorithm to ensure that consecutive writes of a specific sector are not written physically to the same page/block in the flash. This spreads flash media usage evenly across all pages, thereby extending flash lifetime.

2.5 Bad Blocks Management

Bad Blocks are blocks that contain one or more invalid bits whose reliability are not guaranteed. The Bad Blocks may be presented while the SSD is shipped, or may generate during the life time of the SSD. When the Bad Blocks is detected, it will be flagged, and not be used anymore. The SSD implement Bad Blocks management and replacement, Error Correct Code to avoid data error occurred. The functions will be enabled automatically to transfer data from Bad Blocks to spare blocks, and correct error bit. After the reserved block less than 10, the SSD will be locked, and cannot be written anymore. Host can send a vendor ATA command to unlock the SSD for backup data or system from SSD.



3. Installation Requirements

3.1 SATADOM D150SH-L Pin Directions




Figure 3: Signal Segment and Power Segment

3.2 Electrical Connections for SATADOM D150SH-L

A Serial ATA device may be either directly connected to a host or connected to a host through a cable. For connection via cable, the cable should be no longer than 1 meter. The SATA interface has a separate connector for the power supply. Please refer to the pin description for further details.

3.3 Device drive

No additional device drives are required. Innodisk SATADOM D150SH-L can be configured as a boot device.



4. Specifications

4.1 CE and FCC Compatibility

Innodisk SATADOM D150SH-L conforms to CE and FCC requirements.

4.2 RoHS Compliance

Innodisk SATADOM D150SH-L is fully compliant with RoHS directive.

4.3 Environmental Specifications

4.3.1 Temperature Ranges

Operating Temperature Range:

Standard Grade: 0°C ~ +70°C

Industrial Grade: -40°C ~ +85°C

Storage Temperature Range:

- Standard Grade: -55°C to +95°C

4.3.2 Humidity

Relative Humidity: 10-95%, non-condensing

4.3.3 Shock and Vibration

Table 1: Shock/Vibration Testing for Innodisk SATADOM D150SH-LV/D150SH-L

Reliability	Test Conditions
Vibration	7 Hz to 2000 Hz, 5g, 3 axes
Mechanical Shock	Duration: 10ms, 50 g, 3 axes

4.3.4 Mean Time between Failures (MTBF)

Table 2 summarizes the MTBF prediction results for various Innodisk SATADOM D150SH-LV/D150SH-L configurations. The analysis was performed using a RAM Commander™ failure rate prediction.

- Failure Rate: The total number of failures within an item population, divided by the total number of life units expended by that population, during a particular measurement interval under stated condition.
- Mean Time between Failures (MTBF): A basic measure of reliability for repairable items: The mean



number of life units during which all parts of the item perform within their specified limits, during a particular measurement interval under stated conditions.

Table 2: Innodisk SATADOM D150SH-LV/D150SH-L MTBF

Product	Condition	MTBF (Hours)
Innodisk SATADOM D150SH-L	Telcordia SR-332 GB, 25°C	>3,000,000

4.4 Endurance

Read Cycles: Unlimited Read Cycles.

Data Retention: 10 years.

Wear-Leveling Algorithm: support.

Bad Blocks Management: Support

Error Correct Code: Support

4.5 Transfer Mode

Innodisk SATADOM D150SH-LV/D150SH-L support following transfer mode:

PIO Mode 0~4.

Ultra DMA 0~6.

Serial ATA I 1.5Gbps

Serial ATA II 3.0Gbps

4.6 Pin Assignment

Innodisk SATADOM D150SH-LV/D150SH-L uses a SATA pin-out. Table 3 details the pin name, types and contact order of the two internal micro SATA plug options. A brief description is also included for signal, ground and power pins. There are total of 7 pins in the signal segment.

Table 3: Innodisk SATADOM D150SH-LV/D150SH-L Pin Assignment

7Pin	Signal	Function
Pin 1	GND	Shielding
Pin 2	A+	Differential signal to A
Pin 3	A-	Differential signal to A-
Pin 4	GND	Shielding
Pin 5	B-	Differential signal to B
Pin 6	B+	Differential signal to B
Pin 7	GND/VCC (+5V)	Shielding/Power




4.7 Pin7 VCC

SATADOM D150SH-L with Pin7 VCC, it is defined Pin7 as VCC on the SATA connector. Thus the power would come from SATA connector Pin7 VCC. Customers DO NOT have to use the power cable for power supply. Such a wireless design of SATADOM D150SH-L with Pin7 VCC brings more convenience to customers' system. The followings are the points customers have to be careful of while designing in SATADOM D150SH-L with Pin7 VCC.

SATADOM D150SH-L with Pin7 VCC is designed with a fuse (polyswitch 500mA, 6V) on Pin7's circuit. Such a design could avoid any potential damage to customers' system.

When customers use SATADOM D150SV with Pin7 VCC and the host SATA socket does not have power on pin 7, external power must be provided to the SATADOM from the 2pin connector on the side.

To have the advantages of SATADOM D150SH-L with Pin7 VCC, and to avoid any potential damage to customers' board designed with VCC power supply, Innodisk suggests that customers MUST design their board with a fuse which should be designed before the SATA socket Pin7 VCC. In other words, customers are suggested NOT TO layout 5V VCC to SATA socket on board directly. A circuit diagram example to explain this is shown as below.



SATADOM OCP CIRCUIT REFERENCE

Figure 4: Fuse circuit design for SATADOM D150SH-L with Pin7 VCC

It can be used 1. Power Switch or 2. Jumper+Fuse to select the SATADOM pin 7 for VCC 5V or GND.



4.8 Mechanical Dimensions




Figure 5: SATADOM D150SH-L mechanical dimensions

(*Tolerance is ±0.2mm)



4.9 Weight

SATADOM D150SH-L: 3.5g±2g

4.10 Performance

Table 4: Innodisk SATADOM D150SH-L Performance table

Produ	ct Name	512MB	1GB	2GB	4GB	8GB	16GB
D150 SH	Sequential Read	23MB/S	23MB/s	24MB/s	31MB/S	35MB/S	35MB/S
TSOP	Sequential Write	9MB/s	9MB/s	18MB/s	18MB/S	31MB/S	31MB/S

4.11 Seek Time

Innodisk SATADOM D150SH-L is not a magnetic rotating design. There is no seek or rotational latency required.

4.12 Hot Plug

The SSD support hot plug function and can be removed or plugged-in during operation. User has to avoid hot plugging the SSD which is configured as boot device and installed operation system.

Surprise hot plug : The insertion of a SATA device into a backplane (combine signal and power) that has power present. The device powers up and initiates an OOB sequence.

Surprise hot removal: The removal of a SATA device from a powered backplane, without first being placed in a quiescent state.

4.13 NAND Flash Memory

Innodisk SATADOM D150SH-L uses Single Level Cell (SLC) NAND flash memory, which is non-volatility, high reliability which has 100,000 program/erase times and high speed memory storage.

4.14 Electrical Specifications

4.14.1 Power Requirement

Table 5: Innodisk SATADOM D150SH-LV/D150SH-L Power Requirement

Item	Symbol	Rating	Unit
Input voltage	VIN	+5DC +- 5% 500mA (max.)	V

4.14.2 Power Consumption

Table 6: Power Consumption

	<u>•</u>
Mode	Power Consumption
Read	68mA (max.)
Write	155mA (max.)
Idle	168mA (max.)



4.15 Device Parameters

SATADOM D150SH-L device parameters listed in Table 7.

Table 7: Device parameters

Capacities	Cylinder	Head	Sector	Capacity(MB)	LBA
128MB	242	16	63	119.11	243936
256MB	485	16	63	238.71	488880
512MB	970	16	63	477.42	977760
1GB	1959	16	63	964.2	1974672
2GB	3897	16	63	1918.05	3928176
4GB	7773	16	63	3825.77	7835184
8GB	15525	16	63	7641.21	15649200
16GB	16383	16	63	31277232	15272MB



5. Supported ATA Commands

5.1 Supported ATA Commands

Innodisk SATADOM D150SH-LV/D150SH-L supports the commands listed in Table 8.

Table 8: ATA Commands

Common d Nome	0 - 1 -	PARA	PARAMETERS USED						
Command Name	Code	sc	SN	CY	DR	HD	FT		
CHECK POWER MODE	E5h	0	Х	Х	0	Х	Х		
DEVICE CONFIGURATION OVERLAY	B1h	Х	Х	Х	0	Х	0		
EXECUTE DIAGNOSTICS	90h	Х	Х	Х	0	Х	Х		
FLUSH CACHE	E7h	Х	Х	Х	0	Х	Х		
FLUSH CACHE EXT	EAh	Х	Х	Х	0	Х	Х		
IDENTIFY DEVICE	ECh	Х	Х	Х	0	Х	Х		
IDLE	E3h	0	Х	Х	0	Х	Х		
IDLE IMMEDIATE	E1h	Х	Х	Х	0	Х	Х		
NOP	00h	F	F	F	0	Х	0		
INITIALIZE DEVICE PARAMETERS	91h	0	Х	Х	0	0	Х		
READ BUFFER	E4h	Х	Х	Х	0	Х	Х		
READ DMA	C8h or C9h	0	0	0	0	0	Х		
READ DMA EXT	25h	0	0	0	0	0	Х		
READ FPDMA QUEUED	60h	0	0	0	0	0	0		
READ LOG EXT	2Fh	0	0	0	0	0	0		
READ MULTIPLE	C4h	0	0	0	0	0	Х		
READ MULTIPLE EXT	29h	0	0	0	0	0	Х		
READ NATIVE MAX ADDRESS	F8h	Х	Х	Х	0	Х	Х		
READ NATIVE MAX ADDRESS EXT	27h	Х	Х	Х	0	Х	Х		
READ SECTOR(S)	20h or 21h	0	0	0	0	0	Х		
READ SECTOR(S) EXT	24h	0	0	0	0	0	Х		
READ VERIFY SECTOR(S)	40h or 41h	0	0	0	0	0	Х		
READ VERIFY SECTOR(S) EXT	42h	0	0	0	0	0	Х		
RECALIBRATE	10h	Х	Х	Х	0	Х	Х		
SECURITY DISABLE PASSWORD	F6h	Х	Х	Х	0	Х	Х		
SECURITY ERASE PREPARE	F3h	Х	Х	Х	0	Х	Х		
SECURITY ERASE UNIT	F4h	Х	Х	Х	0	Х	Х		
SECURITY FREEZE LOCK	F5h	Х	Х	Х	0	Х	Х		
SECURITY SET PASSWORD	F1h	Х	Х	Х	0	Х	Х		
SECURITY UNLOCK	F2h	Х	Х	Х	0	Х	Х		



SEEK	7xh	Х	Х	0	0	0	Х
SET FEATURES	EFh	0	Х	Х	0	Х	0
SET MAX	F9h	0	0	0	0	0	0
SET MAX ADDRESS EXT	37h	0	0	0	0	0	Х
SET MULTIPLE MODE	C6h	0	Х	Х	0	Х	Х
SLEEP	E6h	Х	Х	Х	0	Х	Х
SMART	B0h	Х	Х	0	0	Х	0
STANDBY	E2h	Х	Х	Х	0	Х	Х
STANDBY IMMEDIATE	E0h	Х	Х	Х	0	Х	Х
WRITE BUFFER	E8h	Х	Х	Х	0	Х	Х
WRITE DMA	CAh or CBh	0	0	0	0	0	Х
WRITE DMA EXT	35h	0	0	0	0	0	Х
WRITE DMA FUA EXT	3Dh	0	0	0	0	0	Х
WRITE FPDMA QUEUED	61h	0	0	0	0	0	0
WRITE LOG EXT	3Fh	0	0	0	0	0	Х
WRITE MULTIPLE	C5h	0	0	0	0	0	Х
WRITE MULTIPLE EXT	39h	0	0	0	0	0	Х
WRITE MULTIPLE FUA EXT	CEh	0	0	0	0	0	Х
WRITE SECTOR(S)	30h or 31h	0	0	0	0	0	Х
WRITE SECTOR(S) EXT	34h	0	0	0	0	0	Х
WRITE VERIFY	3Ch	0	0	0	0	0	0

Note:

O = Valid, X = Don't care

SC = Sector Count Register

SN = Sector Number Register

CY = Cylinder Low/High Register

DR = DEVICE SELECT Bit (DEVICE/HEAD Register Bit 4)

HD = HEAD SELECT Bit (DEVICE/HEAD Register Bit 3-0)

FT = Features Register

5.1.1 Check Power Mode

5.1.1.1 Command Code

E5h

5.1.1.2 Feature Set



Power Management feature set.

- This command is mandatory for devices.
- -This command is mandatory when the Power Management feature set is implemented.

5.1.1.3 Protocol

Non-data command

5.1.1.4 Inputs

Table 5: Check power mode command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na	Na						
Sector Count	Na	Na						
LBA Low	Na	Na						
LBA Mid	Na	Na						
LBA High	Na	Na						
Device	obs	Na	Obs	DEV	Na	Na	Na	Na
Command	E5h							

Device register

DEV shall specify the selected device.

5.1.2 IDENTIFY DEVICE

5.1.2.1 Command Code

ECh

5.1.2.2 Feature Set

General feature set

- -Mandatory for all devices.
- -Devices implementing the PACKET Command feature set

5.1.2.3 Protocol

PIO data-in

5.1.2.4 Inputs

Table 6: Identify device command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							



LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	Obs	DEV	Na	Na	Na	Na
Command	ECh							

Device register

DEV shall specify the selected device.

5.1.2.5 Outputs

5.1.2.6 Normal outputs

Table 7: Identify device command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na						
Sector Count	Na	Na						
LBA Low	Na	Na						
LBA Mid	Na							
LBA High	Na	Na						
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion.

DRDY shall be set to one.

DF (Device Fault) shall be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.2.7 Prerequisites

DRDY set to one.

5.1.2.8 Description

The IDENTIFY DEVICE command enables the host to receive parameter information from the device. When the command is issued, the device sets the BSY bit to one, prepares to transfer the 256 words of device identification data to the host, sets the DRQ bit to one, clears the BSY bit to zero, and asserts INTRQ if nIEN is



cleared to zero. The host may then transfer the data by reading the Data register. Table 8 defines the arrangement and meaning of the parameter words in the buffer. All reserved bits or words shall be zero.

Some parameters are defined as a 16-bit value. A word that is defined as a 16-bit value places the most significant bit of the value on signal line DD15 and the least significant bit on signal line DD0.

Some parameters are defined as 32-bit values (e.g. words (61:60)). Such fields are transfer using two successive word transfers. The device will first transfer the least significant bits, bits (15:0) of the value, on signal lines DD(15:0) respectively. After the least significant bits have been transferred, the most significant bits, bits (31:16) of the value, shall be transferred on DD(15:0) respectively.

Some parameters are defined as a string of ASCII characters.

Table 8: Identify device command parameters

Word	Value	F/V	Description
0	0040h	F X X X V X	General configuration 15
1	XXXXh	F	Number of logical cylinders
2	C837h	V	Specific configuration
3	0010h	F	Number of logical heads
4-5	0000h	Х	Retired
6	003Fh	F	Number of logical sector per logical track
7-8	0000h		Reserved for assignment by the CompactFlash_Association
9	0000h	Х	Retired
10-19	XXXXh	F	Serial number (20 ASCII characters)
20-21	0000h	Х	Retired
22	0000h	Х	Obsolete
23-26	XXXXh	F	Firmware revision (8 ASCII characters)
27-46	XXXXh	F	Model number (40 ASCII characters)
47	8010h	F F	15-8 80h 7-0 00h = Reserved 01h = Maximum number of 1 sectors on READ/WRITE MULTIPLE commands
48	0000h		Reserved
		F	Capabilities 15-14 Reserved for the IDENTIFY PACKET DEVICE command. 13 1 = Standby timer values as specified in this standard are supported 0 = Standby timer values shall be managed by the device
49	2F00h	F F F	12 Reserved for the IDENTIFY PACKET DEVICE command. 11 1 = IORDY supported 0 = IORDY may be supported 10 1 = IORDY may be disabled 9 1 = LBA supported



	1		IIIIIOUISK SATADOW D 1505TI-L
		X	8 1 = DMA supported. 7-0 Retired
			Capabilities
		F	15 Shall be cleared to zero.
		F	14 Shall be set to one.
50	4000h		13-2 Reserved.
		X	1 Obsolete
		F	O Shall be set to one to indicate a device specific Standby timer value minimum.
F4	00006	F	15-8 PIO data transfer cycle timing mode
51	0000h	•	7-0 Reserved
52	0000h	Х	Obsolete
53	0007h	F	15-3 Reserved
		F	2 1 = the fields reported in word 88 are valid
		_	0 = the fields reported in word 88 are not valid
		F	1 1 = the fields reported in words 70:64 are valid 0 = the fields reported in words 70:64 are not valid
		X	0 1 = the fields reported in words 58:54 are valid
			0 = the fields reported in words 58:54 are not valid
54	XXXXh	Х	Number of current cylinders
55	0010h	Х	Number of current heads
56	003Fh	Х	Number of current sector per track
57-58	XXXXh	Х	Current capacity in sectors
59	0110h		15-9 Reserved
		V	8 1 = Multiple sector setting is valid
		V	7-0 xxh = Setting for number of sectors that shall be transferred per interrupt on R/W Multiple command
60-61	XXXXh	F	Total number of user addressable sectors
62	0000h	Х	Obsolete
63	0X07h		15-11 Reserved
	07(0711	V	10 1 = Multiword DMA mode 2 is selected
			0 = Multiword DMA mode 2 is not selected
		V	9 1 = Multiword DMA mode 1 is selected
		V	0 = Multiword DMA mode 1 is not selected 1 = Multiword DMA mode 0 is selected
			0 = Multiword DMA mode 0 is not selected
			7-3 Reserved
		F	2 1 = Multiword DMA mode 2 and below are supported
		F	1 1 = Multiword DMA mode 1 and below are supported 0 1 = Multiword DMA mode 0 is supported
C4	00001	Г	0 1 = Multiword DMA mode 0 is supported 15-8 Reserved
64	0003h	F	7-0 Advanced PIO modes supported
65	0078h	F	Minimum Multiword DMA transfer cycle time per word
66	0078h	F	Manufacturer's recommended Multiword DMA transfer cycle time
67	0078h	F	Minimum PIO transfer cycle time without flow control
68	0078h	F	Minimum PIO transfer cycle time with IORDY flow control
69-70	0000h		Reserved
71-74	0000h		Reserved for the IDENTIFY PACKET DEVICE command
75	001Fh		Queue depth
		_	15-5 Reserved
		F	4-0 Maximum queue depth - 1 Serial ATA Capabilities
76	0106h		15-11 Reserved for Serial ATA



			IIIIIOUISK SATADOW D 130311-L
		F	10 1 = Supports Phy Event Counts
		F	9 1 = Supports receipt of host initiated power management requests
		F	8 1 = Supports the NCQ feature set
			7-3 Reserved for Serial ATA
		F	2 1 = Supports SATA Gen2 Signaling Speed (3.0Gb/s)
		F	1 1 = Supports SATA Gen1 Signaling Speed (1.5Gb/s)
		F	0 Shall be cleared to zero
77	0000h		Reserved for Serial ATA
			Serial ATA feature supported
			15-7 Reserved for Serial ATA
		F	6 1 = Device supports Software Settings Preservation
			5 Reserved for Serial ATA
78	0044h	F	4 1 = Device supports in-order data delivery
		F	3 1 = Device supports initiating power management
		F	2 1 = Device supports DMA Setup auto-activation
		F	1 1 = Device supports non-zero buffer offsets
		F	0 Shall be cleared to zero
			Serial ATA feature enabled
			15-7 Reserved for Serial ATA
		V	6 1 = Software Settings Preservation enabled
		V	=
79	0040h	V	
19	19 004011		4 1 = In-order data delivery enabled
		V	 1 = Device initiated power management enabled 1 = DMA Setup auto-activation enabled
		V	
		V	1 1 = Non-zero buffer offsets enabled
		F	0 Shall be cleared to zero
			Major version number 0000h or FFFFh = device does not report version
		_	15 Reserved
		F	14 Reserved for ATA/ATAPI-14
		F	13 Reserved for ATA/ATAPI-13
		F	12 Reserved for ATA/ATAPI-12
		F	11 Reserved for ATA/ATAPI-11
		F	10 Reserved for ATA/ATAPI-10
		F	9 Reserved for ATA/ATAPI-9
80	01F0h	F	8 Reserved for ATA/ATAPI-8
		F	7 1 = supports ATA/ATAPI-7
		F	6 1 = supports ATA/ATAPI-6
		F	5 1 = supports ATA/ATAPI-5
		F	4 1 = supports ATA/ATAPI-4
		F	3 Obsolete
		Х	2 Obsolete
		X	1 Obsolete
			0 Reserved
81	0000h	F	Minor version number
			Command and feature sets supported
		Х	15 Obsolete
		F	14 1 = NOP command supported
		F	13 1 = READ BUFFER command supported
		F.	12 1 = WRITE BUFFER command supported
		X	11 Obsolete
		F	10 1 = Host Protected Area feature set supported
82	746Bh	F	9 1 = DEVICE RESET command supported
02	, 10011	F	8 1 = SERVICE interrupt supported
		F	7 1 = release interrupt supported
		F	6 1 = look-ahead supported
		F	• •
		F	
			I tooture cot ic not cupported
		F	feature set is not supported. 3



		_	
		F	2 1 = Removable Media feature set supported
		F	1 1 = Security Mode feature set supported
			0 1 = SMART feature set supported
			Command and feature sets supported
		F	15 Shall be cleared to zero
		F.	14 Shall be set to one
		F	
			13 1 = The FLUSH CACHE EXT command is supported
		F	12 Shall be set to one to indicate that the mandatory FLUSH CACHE
		F	command is supported
		F	11 1 = The DCO feature set is supported
		F	10 1 = The 48-bit Address feature set is suported
		F	9 1 = The AAM feature set is supported
83	7D08h		8 1 = SET MAX security extension supported
		F	7 Reserved
		F	6 1 = SET FEATURES subcommand required to spinup after
		F	
			power-up
		F	5 1 = Power-Up In Standby feature set supported
		F	4 1 = Removable Media Status Notification feature set supported
		F	3 1 = Advanced Power Management feature set supported
		F	2 1 = CFA feature set supported
			1 1 = READ/WRITE DMA QUEUED supported
			0 1 = DOWNLOAD MICROCODE command supported
		F	15 Shall be cleared to zero
		F	14 Shall be set to one
		F.	13 1 = The IDLE IMMEDIATE command with UNLOAD feature is
			supported
		V	12-11 Reserved for TLC
		X	
		F	10-9 Obsolete
		F	8 1 = The 64-bit World wide name is supported
		F	7 1 = The WRITE DMA QUEUED FUA EXT command is supported
84	4040h	F	6 1 = The WRITE DMA FUA EXT and WRITE MULTIPLE FUA EXT
		F	commands are supported
		F	5 1 = The GPL feature set is supported
		F	4 1 = The Streaming feature set is supported
		F	3 1 = The Media Card Pass Through Command feature set is
		F	supported
			2 1 = Media serial number is supported
			1 1 = SMART self-test supported
			0 1 = SMART error logging supported
0.5	740)//		Command and feature sets supported or enable
85	746Xh	x	15 Obsolete
		F	
			14 1 = The NOP command is supported
		F	13 1 = The READ BUFFER command is supported
		F	12 1 = The WRITE BUFFER command is supported
		X	11 Obsolete
		V	10 1 = HPA feature set is supported
		F	9 Shall be cleared to zero to indicate that the DEVICE RESET
		V	command is not supported
		V	8 1 = The SERVICE interrupt is enabled
		V	7 1 = The release interrupt is enabled
		V	6 1 = Read look-ahead is enabled
		Ė	5 1 = The volatile write cache is enabled
		F	4 Shall be cleared to zero to indicate that the PACKET Command
		X	feature set is not supported.
		V	3 Shall be set to one to indicate that the mandatory Power
		V	Management feature is supported
			2 Obsolete
			1 1 = The Security feature set is enabled
			0 1 = The SMART feature set is enabled
86	BC00h		0 1 = The SMART feature set is enabled Command and feature sets supported or enable



		F	15	1 = Words 119-120 are valid
			14	Reserved
		F	13	1 = FLUSH CACHE EXT command supported
		F	12	1 = FLUSH CACHE command supported
		F	11	1 = The DCO feature set is supported
		F	10	1 = The 48-bit Address feature set is supported
		V	9	1 = The AAM feature set is enable
		V	8	1 = The SET MAX security extension is enabled by SET MAX SET
			PASSWOR	RD
		F	7	Reserved for Address Offset Reserved Area Boot Method
		V	6	1 = SET FEATURES subcommand required to spin-up after
		X	power-up	T = OET TEXTORES SUBSCRIPTION TO OPIN UP CITO
		V		1 = The PUIS feature set is enabled
			5	
		F	4	Obsolete
		F	3	1 = The APM feature set is enabled
		F	2	1 = The CFA feature set is supported
			1	1 = The TCQ feature set is supported
			0	1 = The DOWNLOAD MICROCODE command is supported
87	4040h			and feature sets supported or enabled
01	404011	F	15	Shall be cleared to zero
		F	14	Shall be set to one
		F.	13	1 = The IDLE IMMEDIATE command with UNLOAD feature is
				I - THE IDEL IMMEDIATE COMMINANC WITH UNLOAD RESIDER IS
		\ \ \	supported	Decree 16 TIO
		X	12-11	Reserved for TLC
		F		Obsolete
		F	8	1 = The 64-bit World wide name is supported
		F	7	1 = The WRITE DMA QUEUED FUA EXT command is supported
		F	6	1 = The WRITE DMA FUA EXT and WRITE MULTIPLE FUA EXT
		Χ	commands	s are supported
		V	5	1 = The GPL feature set is supported
		V	4	Obsolete
		F	3	1 = The Media Card Pass Through Command feature set is
		F	supported	
		•	2	1 = Media serial number is supported
			1	1 = SMART self-test supported
				, ,
			0	1 = SMART error logging supported
88	XX7Fh		Ultra DMA	
			15	Reserved
		V	14	1 = Ultra DMA mode 6 is selected
				0 = Ultra DMA mode 6 is not selected
		V	13	1 = Ultra DMA mode 5 is selected
				0 = Ultra DMA mode 5 is not selected
		V	12	1 = Ultra DMA mode 4 is selected
				0 = Ultra DMA mode 4 is not selected
		V	11	1 = Ultra DMA mode 3 is selected
			''	0 = Ultra DMA mode 3 is selected
		V	10	
		V	10	1 = Ultra DMA mode 2 is selected
		.,		0 = Ultra DMA mode 2 is not selected
		V	9	1 = Ultra DMA mode 1 is selected
				0 = Ultra DMA mode 1 is not selected
		V	8	1 = Ultra DMA mode 0 is selected
				0 = Ultra DMA mode 0 is not selected
			7	Reserved
		F	6	1 = Ultra DMA mode 6 and below are supported
		F	5	1 = Ultra DMA mode 5 and below are supported
		F.	4	1 = Ultra DMA mode 4 and below are supported
		F	3	1 = Ultra DMA mode 3 and below are supported
		F	2	• •
		-		1 = Ultra DMA mode 2 and below are supported
		F	1	1 = Ultra DMA mode 1 and below are supported
		F	0	1 = Ultra DMA mode 0 is supported



			IIIIIodisk SATADOW D 150ST-L
89	001Eh	F	15-8 Reserved7-0 Time required for Normal Erase mode SECURITY ERASE UNIT command
90	001Eh	F	 15-8 Reserved 7-0 Time required for Enhanced Erase mode SECURITY ERASE UNIT command
91	0000h	V	Current APM level value
92	FFFEh	V	Master Password Identifier
93	0000h	Х	Hardware reset result
94	0000h	F V	Current AAM value 15-8 Vendor's recommended AAM value 7-0 Current AAM value
95-99	0000h		Reserved
100-103	XXXXh	Х	Total Number of User Addressable Logical Sectors for 48-bit commands (QWord)
104-105	0000h		Reserved
106	4000h	F F F	Physical sector size / logical sector size 15 Shall be cleared to zero 14 Shall be set to one 13 1 = Device has multiple logical sectors per physical sector 12 1 = Device Logical Sector longer than 256 Words 11-4 Reserved 3-0 2x logical sectors per physical sector
107	0000h	F	Inter-seek delay for ISO 7779 standard acoustic testig
108-111	XXXXh	F	Worldwide name
112-115	0000h		Reserved
116	0000h		Reserved for TLC
117-118	0000h	F	Logical sector size (DWord)
119	4000h	F F F F F	Commands and feature sets supported (Continued from words 84:82) 15 Shall be cleared to zero 14 Shall be set to one 13-6 Reserved 5 1= The Free-fall Control feature set is supported 4 1 = The DOWNLOAD MICROCODE command with mode 3 is supported 3 1 = The READ LOG DMA EXT and WRITE LOG DMA EXT commands are supported 2 1 = The WRITE UNCORRECTABLE EXT command is supported 1 1 = The Write-Read-Verify feature set is supported 0 Reserved for DDT
120	4000h	F F F F V	Commands and feature sets supported or enabled (Continued from words 87:85) 15 Shall be cleared to zero 14 Shall be set to one 13-6 Reserved 5 1= The Free-fall Control feature set is enabled 4 1 = The DOWNLOAD MICROCODE command with mode 3 is supported 3 1 = The READ LOG DMA EXT and WRITE LOG DMA EXT commands are supported 2 1 = The WRITE UNCORRECTABLE EXT command is supported 1 1 = The Write-Read-Verify feature set is enabled 0 Reserved for DDT Reserved for expended supported and enabled settings
121-120	UUUUII		and the state of t



127	0000h	Х	Obsolete
128	0021h	V F V V V	Security status 15-9 Reserved 8 Security level 0 = High, 1 = Maximum 7-6 Reserved 5 1 = Enhanced security erase supported 4 1 = Security count expired 3 1 = Security frozen 2 1 = Security locked 1 1 = Security enabled 0 1 = Security supported
129-159	0000h	X	Vendor specific
160	0000h	F V F	CFA power mode 15 Word 160 supported 14 Reserved 13 CFA power mode 1 is required for one or more commands implemented by the device 12 CFA power mode 1 disabled 11:0 Maximum current in ma
161-167	0000h		Reserved for the Compact Flash Association
168	0003h	F	15:4 Reserved 3:0 Device Nominal Form Factor
169	0000h	F	DATA SET MANAGEMENT is supported 15:1 Reserved 0 1 = the Trim bit in the DATA SET MANAGEMENT is supported
170-173	0000h	F	Additional Product Identifier (ATA String)
174-175	0000h		Reserved
176-205	0000h	V	Current media serial number (ATA String)
206	0000h	X F F F F	SCT Command Transport 15:12 Vendor Specific 11:6 Reserved 5 The SCT Data Tables command is supported 4 The SCT Feature Control command is supported 3 The SCT Error Recovery Control command is supported 2 The SCT Write Same command is supported 1 Obsolete 0 The SCT Command Transport is supported
207-208	0000h		Reserved for CE-ATA
209	4000h	F	Alignment of logical blocks within a physical block 15 Shall be cleared to zero 14 Shall be set to one 13:0 Logical sector offset within the first physical sector where the first logical sector is placed
210-211	0000h	V	Write-Read-Verify Sector Count Mode 3 (DWord)
212-213	0000h	F	Write-Read-Verify Sector Count Mode 2 (DWord)
214	0000h	F F V	NV Cache Capabilities 15:12
215-216	0000h	V	NV Cache Size in Logical Blocks (DWord)



217	0001h	F	Nominal media rotation rate				
218	0000h		Reserved				
219	0000h	F	NV Cache Options 15:8 Reserved 7:0 Device Estimated Time to Spin Up in Seconds				
220	0000h	V	15:8 Reserved 7:0 Write-Read-Verify feature set current mode				
221	0000h		Reserved				
222	101Fh	F	Transport major version number 0000h or FFFFh = device does not report version 15:12 Transport Type 0h = Parallel 1h = Serial 2h-Fh = Reserved Parallel Serial 11:5 Reserved Reserved				
		F F F	4 Reserved SATA Rev 2.6 3 Reserved SATA Rev 2.5 2 Reserved SATA II: Extensions 1 ATA/ATAPI-7 SATA 1.0a 0 ATA8-APT ATA8-AST				
223	0000h	F	Transport minor version number				
224-233	0000h		Reserved for CE-ATA				
234	0000h	F	Minimum number of 512-byte data blocks per DOWNLOAD MICROCODE command for mode 3				
235	0000h	F	Maximum number of 512-byte data blocks per DOWNLOAD MICROCODE command for mode 3				
236-254	0000h		Reserved				
255	XXXXh	V	Integrity word 15-8 Checksum 7-0 Checksum Validity Indicator				

Key:

F/V – Fixed/variable content

F = the content of the word is fixed and does not change. For removable media devices, these values may change when media is removed or changed.

V = the contents of the word is variable and may change depending on the state of the device or the commands executed by the device.

X = the content of the word may be fixed or variable.

5.1.3 IDLE

5.1.3.1.1 Command Code

E3h

5.1.3.1.2 Feature Set

Power Management Feature Set.

5.1.3.1.3 Protocol

Non-Data



5.1.3.1.4 Inputs

Values other than zero in the Sector Count register when the IDLE command is issued shall determine the time period programmed into the Standby timer.

Table 9: Idle command for inputs information

Register	7	6	5	4	3	2	1	0		
Features	Na									
Sector Count	Timer p	Timer period value								
LBA Low	Na	Na								
LBA Mid	Na	Na								
LBA High	Na									
Device	Obs	Na	Obs	DEV	Na	Na	Na	Na		
Command	E3h	E3h								

Device register-

DEV shall specify the selected device.

Table 10: Idle command sector count register contents information

Sector Count register contents	Corresponding timeout period
0 (00h)	Timeout disabled
1-240 (01h-F0h)	(value*5)s
241-251 (F1h-FBh)	((Value-240)*30)min
252 (FCh)	21min
253 (FDh)	Period between 8 and 12 hrs
254 (FEh)	Reserved
255 (FFh)	21 min 15 s
NOTE – Times are approximate	

5.1.3.1.5 Normal Outputs

Table 11: Idle command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device Register-

DEV shall indicate the selected device.

Status register-



BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.3.1.6 Error Outputs

Table 12: Idle command for error outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na	Na						
LBA Low	Na	Na						
LBA Mid	Na	Na						
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

5.1.3.1.7 Prerequisites

DRDY set to one

5.1.3.1.8 Description

The IDLE command allows the host to place the device in the idle mode and also set the Standby timer.

5.1.4 Idle Immediate

5.1.4.1.1 Command Code

E1h

5.1.4.1.2 Feature Set

Power Management Feature Set.

5.1.4.1.3 Protocol

Non-Data

5.1.4.1.4 Inputs

Table 13: Idle immediate command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							



Device	obs	Na	obs	DEV	Na	Na	Na	Na
Command	E1h							

Device register-

DEV shall specify the selected device.

5.1.4.1.5 Normal Outputs

Table 14: Idle immediate command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device Register-

DEV shall indicate the selected device.

Status register-

BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.4.2 Prerequisites

DRDY set to one

5.1.4.3 Description

The IDLE IMMEDIATE command allows the host to immediately place the device in the idle mode.

5.1.5 SMART

Individual SMART commands are identified by the value placed in the Feature register.

Table 19: SMART Feature register values

Value	Command
D0h	SMATR Read Data



D8h	SMART ENABLE OPERATIONS
D9h	SMART DISABLE OPERATIONS

5.1.5.1 SMART Read Data

5.1.5.1.1 Command Code

B0h with a Feature register value of D0h

5.1.5.1.2 Feature Set

Smart Feature Set

- Operation when the SMART feature set is implemented.

5.1.5.1.3 Protocol

PIO data-in

5.1.5.1.4 Inputs

Table 15: SMART command for inputs information

Register	7	6	5	4	3	2	1	0
Features		D0h						
Sector Count				١	Na			
LBA Low		Na						
LBA Mid				4	Fh			
LBA High				С	2h			
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Command	B0h							

Device register-

DEV shall specify the selected device.

5.1.5.1.5 Normal Outputs

Table 16: SMART command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error		Na						
Sector Count				١	Na			
LBA Low		Na						
LBA Mid				١	Na			
LBA High				١	Na			
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device Register-

DEV shall indicate the selected device.

Status register-



BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.5.1.6 Prerequisites

DRDY set to one. SMART enabled.

5.1.5.1.7 Description

This command returns the Device SMART data structure to the host.

Table 17: ID of SMART data structure

	+0	+1	+2	+3	+4	+5	+6	+7	+8	+9	+10	+11
Attribute Name	ID	Fla	ags	Init	Worst	t Raw Attribute Value				Rsv		
Read Error Rate	01h	0Bh	00h	64h	64h	FFh	FFh	FFh	00h	00h	00h	00h
Throughput Performance	02h	05h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h
Spin Up Time	03h	07h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h
Reallocated Sector Count	05h	13h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h
Seek Error Rate	07h	0Bh	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h
Seek Time performance	08h	05h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h
Power-On hours Count	09h	12h	00h	64h	64h	([1)	00h	00h	00h	00h	00h
Spin Retry Count	0Ah	13h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h
Drive Power Cycle Count	0Ch	12h	00h	64h	64h	((2)	00h	00h	00h	00h	00h
SATA PHY Error Count	A8h	12h	00h	64h	64h	((3)	00h	00h	00h	00h	00h
Bad Block Count	AAh	03h	00h	64h	64h	00h	00h	(-	4)	((5)	00h
Erase Count	ADh	12h	00h	64h	64h	((6)	(7)	(6)	(7)	00h
Bad Cluster Table Count	AFh	03h	00h	64h	64h	((8)	00h	00h	00h	00h	00h
Unexpected Power Loss Count	C0h	12h	00h	64h	64h	(9)	00h	00h	00h	00h	00h
Temperature	C2h	22h	00h	(10)	64h	(10)	00h	(11)	00h	(12)	00h	00h
Current Pending Sector Counter	C5h	12h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h
Write Head	F0h	13h	00h	64h	64h	00h	00h	00h	00h	00h	00h	00h

Table 18: Smart command for average/max erase count information

	SMART	DI 101
	F: Fixed	
	V:Variable	
	X: None	
Byte	F/V	Description



0-188	Х	
189-190	F	Total Bad Block Number of System(190:MSB 189:LSB)
191-192	F	Later Bad Block Number of System(192:MSB 191:LSB)
193-198	Х	
199-200.203	F	Average Erase Count(203:MSB 199:LSB)
201-202.204	V	Maximum Erase Count(204:MSB 201:LSB)
205-510	X	
511	V	Check Sum

When the Maximum erase count is 255 bigger than average erase count, the wear-leveling will be executed.

5.1.5.2 SMART ENABLE OPERATIONS

5.1.5.2.1 Command Code

B0h with a Feature register value of D8h

5.1.5.2.2 Feature Set

Smart Feature Set

5.1.5.2.3 Protocol

Non-data

5.1.5.2.4 Inputs

Table 19: SMART Enable command for inputs information

Register	7	6	5	4	3	2	1	0
Features				D	8h			
Sector Count				١	Na			
LBA Low		Na						
LBA Mid				4	Fh			
LBA High				С	2h			
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Command		B0h						

Device register-

DEV shall specify the selected device.

5.1.5.2.5 Normal Outputs

Table 20: SMART command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error				١	Na			
Sector Count				١	Na			
LBA Low				١	Na			
LBA Mid		Na						



LBA High				١	Na				
Device	Obs	Obs Na obs DEV Na Na Na Na							
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Device Register-

DEV shall indicate the selected device.

Status register-

BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.5.2.6 Prerequisites

DRDY set to one.

5.1.5.2.7 Description

This command enables access to all SMART capabilities within device.

5.1.5.3 SMART DISABLE OPERATIONS

5.1.5.3.1 Command Code

B0h with a Feature register value of D9h

5.1.5.3.2 Feature Set

Smart Feature Set

5.1.5.3.3 Protocol

Non-data

5.1.5.3.4 Inputs

Table 21: SMART DISABLE Command for inputs information

Register	7	6	5	4	3	2	1	0
Features		D9h						
Sector Count				١	Na			
LBA Low		Na						
LBA Mid				4	Fh			
LBA High		C2h						
Device	Obs	Obs Na obs DEV Na Na Na Na						
Command	B0h							

Device register-



DEV shall specify the selected device.

5.1.5.3.5 Normal Outputs

Table 22: SMART command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error		Na						
Sector Count		Na						
LBA Low		Na						
LBA Mid				١	Na			
LBA High				١	Na			
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device Register-

DEV shall indicate the selected device.

Status register-

BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.1.5.3.6 Prerequisites

DRDY set to one. SMART enabled.

5.1.5.3.7 Description

This command disables all SMART capabilities within device.

5.1.6 Read Multiple

5.1.6.1 Command Code

C4h

5.1.6.2 Protocol

PIO data-in

5.1.6.3 Inputs

Table 23: Read multiple command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector	Sector Count						



LBA Low	LBA(7:0	0)					
LBA Mid	LBA(15	:8)					
LBA High	LBA(23	LBA(23:16)					
Device	obs	Na	obs	DEV	LBA(27:24)		
Command	C4h						

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device -

DEV shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

5.1.6.4 Normal Output

Table 29: Read multiple command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.



DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.6.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred us indeterminate.

Table 24: Read multiple command for error output information

Register	7	6	5	4	3	2	1	0	
Error	Na	UNC	MC	IDNF	MCR	ABRT	NM	Obs	
Sector Count	Na	Na							
LBA Low	LBA(7:0	LBA(7:0)							
LBA Mid	LBA(15	LBA(15:8)							
LBA High	LBA(23	:16)							
Device	obs Na obs DEV LBA(27:24)								
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Error register-

UNC shall be set to one if data is uncorrectable.

IDNF shall be set to one if a user-accessible address is requested could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.6.6 Prerequisites

DRDY set to one.

5.1.6.7 Description

This command reads the number of sectors specified in the sector Count register.

The number of sectors per block is defined by the content of word 59 in the IDENTIFY DEVICE response.

5.1.7 Read Sector(s)



5.1.7.1 Command Code

20h

5.1.7.2 Protocol

PIO data-in

5.1.7.3 Inputs

Table 25: Read sector command for inputs information

Register	7	6	5	4	3	2	1	0		
Features	Na	Na .								
Sector Count	Sector	Sector Count								
LBA Low	LBA(7:0	LBA(7:0)								
LBA Mid	LBA(15	LBA(15:8)								
LBA High	LBA(23	:16)								
Device	obs Na obs DEV LBA(27:24)									
Command	20h									

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device -

DEV shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

5.1.7.4 Normal Output

Table 26: Read sector command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							



Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.7.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred us indeterminate.

Table 27: Read sector command for error outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	UNC	МС	IDNF	MCR	ABRT	NM	Obs
Sector Count	Na	Na						
LBA Low	LBA(7:0	LBA(7:0)						
LBA Mid	LBA(15	:8)						
LBA High	LBA(23	:16)						
Device	obs	Na	obs	DEV	LBA(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

UNC shall be set to one if data is uncorrectable.

IDNF shall be set to one if a user-accessible address is requested could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.



DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.7.6 Prerequisites

DRDY set to one.

5.1.7.7 Description

This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. This transfer shall begin at the sector specified in the LBA Low, LBA Mid, LBA High, and Device registers.

The DRQ bit is always set to one prior to data transfer regardless of the presence or absence of an error condition. The device shall interrupt for each DRQ block transferred.

5.1.8 Read Verify Sector

5.1.8.1 Command Code

40h

5.1.8.2 Protocol

Non-data

5.1.8.3 Inputs

Table 28: Read verify sector command for inputs information

Register	7	6	5	4	3	2	1	0		
Features	Na	Na								
Sector Count	Sector	Sector Count								
LBA Low	LBA(7:0	LBA(7:0)								
LBA Mid	LBA(15	LBA(15:8)								
LBA High	LBA(23	:16)								
Device	obs	obs Na obs DEV LBA(27:24)								
Command	40h									

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)



LBA High-

Starting LBA bits (23:16)

Device -

The LBA bit shall be set to one to specify the address is an LBA.

DEV shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

5.1.8.4 Normal Output

Table 29: Read verify sector command for normal output information

Register	7	6	5	4	3	2	1	0		
Error	Na	Na								
Sector Count	Na	Na								
LBA Low	Na									
LBA Mid	Na									
LBA High	Na									
Device	obs	Na	obs	DEV	Na	Na	Na	Na		
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR		

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.8.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred.

Table 30: Read verify sector command for normal output information

Register	7	6	5	4	3	2	1	0		
Error	Na	UNC	МС	IDNF	MCR	ABRT	NM	Obs		
Sector Count	Na	Na								
LBA Low	LBA(7:0	LBA(7:0)								



LBA Mid	LBA(15	.BA(15:8)									
LBA High	LBA(23	:16)									
Device	obs	Na	obs	DEV	LBA(27	:24)					
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR			

Error register-

UNC shall be set to one if data is uncorrectable.

IDNF shall be set to one if a user-accessible address could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.8.6 Prerequisites

DRDY set to one.

5.1.8.7 Description

This command is identical to the READ SECTOR(s) command, except that the device shall have read the data from the SSD, the DRQ bit is never set to one, and no data is transferred to the host.

5.1.9 Read DMA

5.1.9.1 Command Code

C8h

5.1.9.2 Protocol

DMA

5.1.9.3 Inputs

Table 31: Read DMA command for inputs information

Register	7	6	5	4	3	2	1	0	
Features	Na								
Sector Count	Sector (Sector Count							
LBA Low	LBA(7:0	LBA(7:0)							
LBA Mid	LBA(15	:8)							



LBA High	LBA(23	:16)				
Device	obs	Na	obs	DEV	LBA(27:24)	
Command	C4h					

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors are to be transferred.

LBA Low-

Starting LBA bits (7:0).

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device -

DEV shall specify the selected device.

Bit (3:0) starting LBA bits (27:24)

5.1.9.4 Normal Output

Table 32: Read DMA command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero



ERR will be cleared to zero.

5.1.9.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred us indeterminate.

Table 39: Read DMA command for error output information

Register	7	6	5	4	3	2	1	0
Error	ICRC	UNC	МС	IDNF	MCR	ABRT	NM	Obs
Sector Count	Na							
LBA Low	LBA(7:0	LBA(7:0)						
LBA Mid	LBA(15	:8)						
LBA High	LBA(23	:16)						
Device	Obs	Na	obs	DEV	LBA(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

ICRC shall be set to one if an interface CRC error has occurred during an Ultra DMA data transfer. The content of this bit is not applicable for Multiword DMA transfers.

UNC shall be set to one if data is uncorrectable.

IDNF shall be set to one if a user-accessible address could not be found.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.9.6 Prerequisites

DRDY set to one. The host shall initialize the DMA channel.

5.1.9.7 Description

The READ DMA command allows the host to read data using the DMA data transfer protocol.

5.1.10 Set Multiple Mode

43 Rev1.1 TSP, NOV, 2012



5.1.10.1 Command Code

C₆h

5.1.10.2 Protocol

Non-data

5.1.10.3 Inputs

If the content of the Sector Count Register is not zero, then the Sector Count register contains the number of sectors per block for the device to be used on all following READ/WRITE MULTIPLE commands. The content of the Sector Count register shall be less than or equal to the value in bits (7:0) in word 47 in the IDENTIFY DEVICE information. The host should set the content of the Sector Count register to 1.

Table 33: Set multiple mode command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector	per block						
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	C6h							

5.1.10.4 Normal Output

Table 34: Set multiple mode command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero



ERR will be cleared to zero.

5.1.10.5 Error Outputs

Table 35: Set multiple mode command for error outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	obs	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.10.6 Prerequisites

DRDY set to one.

5.1.10.7 Description

This command establishes the block count for READ MULTIPLE, READ MULTI EXT, WRITE MULTIPLE.

SSD can only support 1 sector per block.

5.1.11 Set Sleep Mode

5.1.11.1 Command Code

E6h

5.1.11.2 Protocol

Non-data

5.1.11.3 Inputs

Table 36: Set sleep mode for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							



LBA High	Na				
Device	obs	Na	obs	DEV	Na
Command	E6h				

Device register-

DEV shall specify the selected device.

5.1.11.4 Normal Output

Table 37: Set sleep mode for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.11.5 Error Outputs

Table 38: Set sleep mode for error output information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Status register



BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.11.6 Prerequisites

DRDY set to one.

5.1.11.7 Description

This command is the only way to cause the device to enter Sleep mode.

5.1.12 Flush Cache

5.1.12.1 Command Code

E7h

5.1.12.2 Protocol

Non-data

5.1.12.3 Inputs

Table 39: Flush cache command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	E7h							

Device register-

DEV shall specify the selected device.

5.1.12.4 Normal Output

Table 40: Flush cache command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							

47 Rev1.1 TSP, NOV, 2012



Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.12.5 Error Outputs

Table 41: Flush cache command for error output information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	LBA(7:0	LBA(7:0)						
LBA Mid	LBA(15	:8)						
LBA High	LBA(23	:16)						
Device	Obs	Na	obs	DEV	LBA(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

ABRT may be set to one if the device is not able to complete the action requested by the command.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.12.6 Prerequisites



DRDY set to one.

5.1.12.7 Description

This command is used by the host to request the device to flush the write cache. If there is data in write cache, that data shall be written to the SSD. The BSY bit shall remain set to one until all data has been successfully written or an error occurs.

5.1.13 Standby

5.1.13.1 Command Code

E2h

5.1.13.2 Protocol

Non-data

5.1.13.3 Inputs

The value in the Sector Count register when the STANDBY command is issued shall determine the time period programmed into the Standby timer.

Table 49: Standby command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Time pe	eriod valu	ie					
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	E2h							

Device register-

DEV shall specify the selected device.

5.1.13.4 Normal Output

Table 42: Standby command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-



DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.13.5 Error Outputs

Table 43: Standby command for error output information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

ABRT may be set to one if the device is not able to complete the action requested by the command.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.13.6 Prerequisites

DRDY set to one.

5.1.13.7 Description

This command causes the device to enter the Standby mode.

If the Sector Count register is non-zero then Standby timer shall be enabled. The value in the Sector Count register shall be used determine the time programmed into the Standby timer. If the Sector Count register is zero then the Standby timer is disabled.

50 Rev1.1 TSP, NOV, 2012



5.1.14 Standby Immediate

5.1.14.1 Command Code

E0h

5.1.14.2 Protocol

Non-data

5.1.14.3 Inputs

Table 44: Standby immediate command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	E0h							

Device register-

DEV shall specify the selected device.

5.1.14.4 Normal Output

Table 45: Standby immediate command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero



ERR will be cleared to zero.

5.1.14.5 Error Outputs

Table 46: Standby immediate command for error output information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error register-

ABRT may be set to one if the device is not able to complete the action requested by the command.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.14.6 Prerequisites

DRDY set to one.

5.1.14.7 Description

This command causes the device to immediately enter the Standby mode.

5.1.15 Write Multiple

5.1.15.1 Command Code

C5h

5.1.15.2 Protocol

PIO data-out

5.1.15.3 Inputs

The LBA mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector Count register specifies the number of sectors to be transferred.



Table 47: Write multiple command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector (Count						
LBA Low	LBA(7:0))						
LBA Mid	LBA(15	:8)						
LBA High	LBA(23	:16)						
Device	obs	Na	obs	DEV	LBA(27	:24)		
Command	C5h							

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device -

The LBA bit shall be set to one to specify the address is an LBA.

DEV shall specify the selected device.

Bits(3:0) starting LBA bits (27:24)

5.1.15.4 Normal Output

Table 48: Write multiple command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

DEV shall specify the selected device.



Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.15.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block register contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred is indeterminate.

Table 49: Write multiple command for normal output information

Register	7	6	5	4	3	2	1	0	
Error	Na	WP	MC	IDNF	MCR	ABRT	NM	Na	
Sector Count	Na								
LBA Low	LBA(7:0	0)							
LBA Mid	LBA(15	:8)							
LBA High	LBA(23	:16)							
Device	Obs	Na	obs	DEV	LBA(27	3A(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Error register-

IDNF shall be set to one if a user-accessible address could not be found. IDNF shall be set to one if an address outside of the range user-accessible address is requested if command aborted is not returned.

ABRT shall be set to one if an error, include an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if an address outside of the range of user-accessible address is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device -

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

54 Rev1.1 TSP, NOV, 2012



ERR will be set to one if an Error register bit is set to one.

5.1.15.6 Prerequisites

DRDY set to one. If bit 8 of IDENTIFY DEVICE word 59 is cleared to zero, a successful SET MULTIPLE MODE command shall proceed a WRITE MULTIPLE command.

5.1.15.7 Description

This command writes the number of sectors specified in the Sector Count register.

The number of sectors per block is defined by the content of word 59 of the IDENTIFY DEVICE response.

When the WRITE MULTIPLE command is issued, the SECTOR Count register contains the number of sectors (not the number of blocks) requested. The device shall interrupt for each DRQ block transferred.

IF the number of requested sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for n sectors, where:

N = Remainder (sector count / block count).

If the WRITE MULTIPLE command is received when WRITE MULTIPLE commands are disabled, the Write Multiple operation shall be rejected with command aborted.

Device errors encountered during WRITE MULTIPLE commands are posted after the attempted device write of the block or partial block transferred. The command ends with the sector in error, even if the error was in the middle of a block. Subsequent blocks are not transferred in the event of an error.

The contents of the Command Block Registers following the transfer of a data block that had a sector in error are undefined. The host should retry the transfer as individual requests to obtain valid error information. Interrupt pending is set when the DRQ bit is set to one at the beginning of each block or partial block.

5.1.16 Write Sector

5.1.16.1 Command Code

30h

5.1.16.2 Protocol

PIO data-out

5.1.16.3 Inputs

The LBA mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector Count register specifies the number of sectors to be transferred.

Table 50: Write sector command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Sector	Count						
LBA Low	LBA(7:0	0)						



LBA Mid	LBA(15	:8)			
LBA High	LBA(23	:16)			
Device	obs	LBA	obs	DEV	LBA(27:24)
Command	30h				

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device -

The LBA bit shall be set to one to specify the address is an LBA.

DEV shall specify the selected device.

Bits(3:0) starting LBA bits (27:24)

5.1.16.4 Normal Output

Table 59: Write sector command for inputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.



DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.16.5 Error Outputs

An unrecoverable error encountered during the execution if this command results in the termination of the command. The Command Block registers contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred is indeterminate.

Table 51: Write sector command for error outputs information

Register	7	6	5	4	3	2	1	0		
Error	Na	WP	МС	IDNF	MCR	ABRT	NM	Na		
Sector Count	Na	Na								
LBA Low	LBA(7:0	LBA(7:0)								
LBA Mid	LBA(15	:8)								
LBA High	LBA(23	:16)								
Device	Obs	Obs Na obs DEV LBA(27:24)								
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR		

Error register-

IDNF shall be set to one if a user-accessible address could not be found. IDNF shall be set to one if an address outside of the range of user-accessible addresses is requested if command aborted is not returned.

ABRT shall be set to one if an error, including an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if the device is not able to complete the action requested by the command. ABRT shall be set to one if an address outside of the range of user-accessible addresses is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.16.6 Prerequisites

DRDY set to one.

57 Rev1.1 TSP, NOV, 2012



5.1.16.7 Description

This command writes from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The device shall interrupt for each DRQ block transferred.

5.1.17 Write DMA

5.1.17.1 Command Code

CAh

5.1.17.2 Protocol

DMA

5.1.17.3 Inputs

The LBA Mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector Count register specifies the number of sectors to be transferred.

Table 52: Write DMA command for input information

Register	7	6	5	4	3	2	1	0		
Features	Na	Na								
Sector Count	Sector	Sector Count								
LBA Low	LBA(7:0	LBA(7:0)								
LBA Mid	LBA(15	:8)								
LBA High	LBA(23	:16)								
Device	obs	obs LBA obs DEV LBA(27:24)								
Command	CAh									

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device -

The LBA bit shall be set to one to specify the address is an LBA.



DEV shall specify the selected device.

Bits (3:0) starting LBA bits (27:24)

Normal Output

Table 53: Write DMA command for normal output information

Register	7	6	5	4	3	2	1	0		
Error	Na	Na								
Sector Count	Na									
LBA Low	Na									
LBA Mid	Na									
LBA High	Na									
Device	obs	Na	obs	DEV	Na	Na	Na	Na		
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR		

Device register-

DEV shall specify the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.1.17.4 Error Outputs

Table 54: Write DMA command for error outputs information

Register	7	6	5	4	3	2	1	0	
Error	ICRC	WP	MC	IDNF	MCR	ABRT	NM	Obs	
Sector Count	Na	Na							
LBA Low	LBA(7:0	LBA(7:0)							
LBA Mid	LBA(15	:8)							
LBA High	LBA(23	:16)							
Device	Obs	Obs Na obs DEV LBA(27:24)							
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Error register-

ICRC shall be set to one if an interface CRC error has occurred during an Ultra DMA data transfer. The content of this bit is not applicable for Multiword DMA transfers.



IDNF shall be set to one if a user-accessible address could not be found. INDF shall be set to one if an address outside of the range of user-accessible address is requested if command aborted is not returned.

ABRT shall be set to one if an error, including an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if the device is not able to complete the action requested by the command. ABRT shall be set to one if an address outside of the range of user-accessible addresses is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.17.5 Prerequisites

DRDY set to one. The host shall initialize the DMA channel.

5.1.17.6 Description

The Write DMA command allows the host to write data using the DMA data transfer protocol.

5.1.18 Execute Device Diagnostic

5.1.18.1 Command Code

90h

5.1.18.2 Feature Set

General feature set

5.1.18.3 Protocol

Device diagnostic

5.1.18.4 Inputs

Only the command code (90h). All other registers shall be ignored.

Table 55: Execute device diagnostic command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na	Na						
Sector Count	Na	Na						
LBA Low	Na							



LBA Mid	Na				
LBA High	Na				
Device	obs	Na	obs	Na	Na
Command	90h				

Device -

DEV shall be ignored.

Normal Outputs

The diagnostic code written into the Error register is an 8-bit code.

Table 56: Execute device diagnostic command for normal outputs information

Register	7	6	5	4	3	2	1	0		
Error	Diagnos	Diagnostic Code								
Sector Count	Signatu	re								
LBA Low	Signatu	Signature								
LBA Mid	Signatu	Signature								
LBA High	Signatu	re								
Device	Signatu	Signature								
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR		

Error register-

Diagnostic Code

Sector Count, LBA Low, LBA Mid, LBA High, Device registers

Device signature

Device register

DEV shall be cleared to zero.

Status register

TBD

Table 57: Execute device diagnostic command for status register information

Code	Description
01h	Device passed
Others	Device failed

5.1.18.5 Error Outputs

Table 10 shows the error information that is returned as a diagnostic code in the Error register.

5.1.18.6 Prerequisites

This command shall be accepted regardless of the state of DRDY.



5.1.18.7 Description

This command shall cause the devices to perform the internal diagnostic tests.

5.1.19 Security Set Password

5.1.19.1 Command Code

F1h

5.1.19.2 Feature Set

Security Mode feature set

5.1.19.3 Protocol

PIO data-out

5.1.19.4 Inputs

Table 58: Security set password command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na			
Command	F1h							

Device -

DEV shall specify the selected device.

Normal Outputs

Table 59: Security set password command for normal outputs information

Register	7	6	5	4	3	2	1	0			
Error	Na	Na									
Sector Count	Na	Na									
LBA Low	Na	Na Na									
LBA Mid	Na										
LBA High	Na										
Device	obs	obs Na obs DEV Na									
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR			

Device register

DEV shall indicate the selected device.

Status register



BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to zero.

DRQ will be cleared to zero

ERR will be set to zero.

5.1.19.5 Error Outputs

Table 69: Security set password command for error outputs information

Register	7	6	5	4	3	2	1	0		
Error	Na	Na	Na	Na	Na	ABRT	Na	Na		
Sector Count	Na	Na								
LBA Low	Na	Na								
LBA Mid	Na									
LBA High	Na									
Device	obs	obs Na obs DEV Na								
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR		

Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.19.6 Prerequisites

DRDY set to one.

5.1.19.7 Description

This command transfer 512 byte of data from the host. Table 10 defines the content of this information. The data transferred controls the function of this command. Table 11 defines the interaction of the identifier and security level bits.

The revision code field shall be returned in the IDENTIFY DEVICE word 92. The valid revision codes are 0001h

63 Rev1.1 TSP, NOV, 2012



through FFFEh. A value of 0000h or FFFFh indicates that the Master Password Revision Code is not supported.

Table 60: Security set password command's data content

Word	Content	Content							
0	Control W	ord							
	Bit 0	Identifier	0=set User password						
			1=set Master password						
	Bits (7:1)	Reserved							
	Bit(8)	Security level	0=High						
			1=Maximum						
	Bits(15:9)	Reserved							
1-16	Password	(32 bytes)							
17	Master Pa	Master Password Revision Code()							
18-255	Reserved								

Table 61: Security Set password command's identifier and security level bit interaction

Identifier	Level	Command result
User	High	The password supplied with the command shall be saved as the new
		User password. The Lock mode shall be enabled from the next power-on
		or hardware reset. The device shall than be unlocked by either the User
		password it the previously set Master password.
User	Maximum	The password supplied with the command shall be saved as the new
		User password. The lock mode shall be enabled from the next power-on
		or hardware reset. The device shall then be unlocked by only the User
		password. The Master password previously set is still stored in the
		device but shall not be unlock
Master	High or	This combination shall set a Master password but shall not enable or
	Maximum	disable the Lock mode. The security level is not changed. Master
		password revision code set to the value in Master Password Revision
		Code field.

5.1.20 Security Unlock

5.1.20.1 Command Code

F2h

5.1.20.2 Feature Set

Security Mode feature set

5.1.20.3 Protocol

PIO data-out

5.1.20.4 Inputs

Table 62: Security unlock command for inputs information

Register	7	6	5	4	3	2	1	0
register	•	_	_	•	_	_	•	_



Features	Na				
Sector Count	Na				
LBA Low	Na				
LBA Mid	Na				
LBA High	Na				
Device	obs	Na	obs	Na	Na
Command	F2h				

Device register-

DEV shall specify the selected device.

Normal Outputs

Table 63: Security unlock command for inputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to zero.

DRQ will be cleared to zero

ERR will be set to zero.

5.1.20.5 Error Outputs

The device shall return aborted if the device is in Frozen mode.

Table 64: Security unlock command for inputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							



LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.20.6 Prerequisites

DRDY set to one.

5.1.20.7 Description

This command transfers 512 bytes of data from the host. Table13 defines the content of this information. If the Identifier bit is set to Master and the device is in high security level, then the password supplied shall be compared with the stored Master password. If the device is in maximum security level then the unlock shall be rejected.

If the Identifier bit is set to user then the device shall compare the supplied password with the stored User password. If the password compare fails then the device shall return command aborted to the host and decrements the unlock counter. This counter shall be initially set to five and shall decremented for each password mismatch when SECURITY UNLOCK and SECURITY ERASE UNIT commands shall be command aborted until a power-on reset or a hardware reset. SECURITY UNLOCK commands issued when the device is unlocked have no effect on the unlock counter.

5.1.21 Security Erase Prepare

5.1.21.1 Command Code

F3h

5.1.21.2 Feature Set

Security Mode feature set



5.1.21.3 Protocol

Non-data

5.1.21.4 Inputs

Table 65: Security erase prepare command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na			
Command	F3h							

Device register-

DEV shall specify the selected device.

Normal Outputs

Table 66: Security erase prepare command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to zero.

DRQ will be cleared to zero

ERR will be set to zero.

5.1.21.5 Error Outputs



The device shall return aborted if the device is in Frozen mode.

Table 67: Security erase prepare command for error outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error Register

ABRT shall be set to one if the device is in Frozen mode. ABRT may be set to one if the device is not able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.21.6 Prerequisites

DRDY set to one.

5.1.21.7 Description

The SECURITY ERASE PREPARE command shall be issued immediately before the SECURITY ERASE UNIT command to enable device erasing and unlocking. This command prevents accidental loss of data on the device.

5.1.22 Security Erase Unit

5.1.22.1 Command Code

F4h

5.1.22.2 Feature Set

Security Mode feature set

5.1.22.3 Protocol



PIO data-out.

5.1.22.4 Inputs

Table 68: Security erase unit command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na	Na	Na	Na
Command	F4h							

Device register-

DEV shall specify the selected device.

Normal Outputs

Table 79: Security erase unit command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion

DRDY shall be set to one.

DF (Device Fault) will be set to zero.

DRQ shall be cleared to zero

ERR shall be cleared to zero.

5.1.22.5 Error Outputs

The device shall return aborted if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, if Enhance Erase is specified but not supported, or if the data area is not successfully overwritten.



rabic 03. Occurry crase arm communication crior outputs information	Table 69: Security	y erase unit command for error outputs information
---	--------------------	--

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error Register

ABRT shall be set to one if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, or if the data area is not successfully overwritten. ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.22.6 Prerequisites

DRDY set to one. This command shall be immediately preceded by a SECURITY ERASE PREPARE command.

5.1.22.7 Description

This command transfer 512 bytes of data from the host. Table12 defines the content of this information. If the password does not match the password previously saved by the device, the device shall reject the command with command aborted.

The SECURITY ERASE PREPARE command shall be completed immediately prior to the SECURITY ERASE UNIT command. If the device receives a SECURITY ERASE UNIT command without an immediately prior SECURITY ERASE PREPARE command, the device shall command abort the SECURITY ERASE UNIT command.

When Normal Erase mode is specified, the SECURITY ERASE UNIT command shall write binary zeroes to all user data areas. The Enhanced Erase mode is optional. When Enhanced Erase Mode is specified, the device

70 Rev1.1 TSP, NOV, 2012



shall write predetermined data patterns to all user areas. In Enhanced Erase mode, all previously written user data shall be overwritten, including sectors that are no longer in use due to reallocation.

This command shall disable the device Lock mode, however, the Master password shall still be stored internally within the device and may be reactivated later a new User password is set.

Table 70: Security erase unit password information

Word	Content		
0	Control V	Vord	
	Bit 0	Identifier	0=Compare User password
			1= Compare Master password
	Bit 1	Erase mode	0=Normal Erase
			1=Enhanced Erase
	Bit(15:2)	Reserved	
1-16	Passwor	d (32 Bytes)	
17-255	Reserved	d	

5.1.23 Security Freeze Lock

5.1.23.1 Command Code

F5h

5.1.23.2 Feature Set

Security Mode feature set

5.1.23.3 Protocol

Non-data.

5.1.23.4 Inputs

Table 71: Security freeze lock for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	Na	Na	Na	Na	Na
Command	F5h							

Device register-

DEV shall specify the selected device.

Normal Outputs

Table 72: Security freeze lock for normal outputs information



Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion

DRDY shall be set to one.

DF (Device Fault) will be set to zero.

DRQ shall be cleared to zero

ERR shall be cleared to zero.

5.1.23.5 Error Outputs

The device shall return aborted if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, if Enhance Erase is specified but not supported, or if the data area is not successfully overwritten.

Table 73: Security freeze lock for error outputs information

Register	7	6	5	4	3	2	1	0	
Error	Na	Na	Na	Na	Na	ABRT	Na	Na	
Sector Count	Na								
LBA Low	Na								
LBA Mid	Na								
LBA High	Na								
Device	Obs	Na	obs	DEV	Na				
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Error Register

ABRT shall be set to one if the device is in locked mode. ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.



Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.23.6 Prerequisites

DRDY set to one.

5.1.23.7 Description

The SECURITY FREEZE LOCK command shall set the device to Frozen mode. After command completion any other commands that update the device Lock mode shall be command aborted. Frozen mode shall be disabled by power-off or hardware reset. If SECURITY FREEZE LOCK shall be issued when the device in Frozen mode, the command executes and the device shall remain in Frozen mode.

Command disabled by SECURITY FREEZE LOCK are:

- SECUIRTY SET PASSWORD
- SECURITY UNLOCK
- SECURITY DISABLE PASSWORD
- SECURITY ERASE PREPARE
- SECURITY ERASE UNIT

5.1.24 Security Disable Password

5.1.24.1 Command Code

F6h

5.1.24.2 Feature Set

Security Mode feature set

5.1.24.3 Protocol

PIO data-out.

5.1.24.4 Inputs

Table 74: Security disable password command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							



Device	obs	Na	obs	Na	Na	Na	Na	Na
Command	F6h							

Device register-

DEV shall specify the selected device.

Normal Outputs

Table 75: Security disable password command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion

DRDY shall be set to one.

DF (Device Fault) will be set to zero.

DRQ shall be cleared to zero

ERR shall be cleared to zero.

5.1.24.5 Error Outputs

The device shall return aborted if the device is in Locked mode, or device is in Frozen mode.

Table 76: Security disable password command for error outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR



Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.1.24.6 Prerequisites

DRDY set to one. Device shall be in Unlocked mode.

5.1.24.7 Description

The SECURITY DISABLE PASSWORD command transfer 512 bytes of data from the host. Table 13 defines the content of this information. If the password selected by word 0 matches the password previously saved by the device, the device shall disable the Lock mode. This command shall not change the Master password. The Master password shall be reactivated when a User password if set.

Table 77: Security disable password command content

Word	Content
0	Control Word
	Bit 0 Identifier 0=Compare User password
	1= Compare Master password
	Bit(15:1) Reserved
1-16	Password (32 Bytes)
17-255	Reserved



6. Part Number Rule

			_		_	_																
CODE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
OOBL	D	Ε	S	8	B/D	-	0	8	G	J	3	0	Α	C	2	S	В	F	-	X	X	X
	Γ									Definition												
Code 1 st (Disk)							Code 13 th (Flash type)															
D : Disk	D : Disk							: Asy														
										S: Syr												
C	ode	2 nd ~	5 th	(For	m Fa	cto	r)		C	Code	14 th	, (Ob	erat	ion	Tem	pera	ture)				
ES8B: SATAD	OM E	1505	SH-L	TYPE	В				C	C: Sta	ndard	d Grad	de (0°	°C ~ +	70 ℃))						
ES8D: SATAD	OM E	01508	SH-L	TYPE	D (M	ount	ing h	ole)	٧	V: Ind	lustria	al Gra	de (-	40°C -	+85	℃)						
	Cod	le 7 ^{tl}	ր ~9 ^{tl}	¹ (Ca	pacit	ty)			C	Code 15 th (Internal control)												
128: 128MB									1	1~9: TSOP PCB version												
256: 256MB									Α	A~Z: BGA PCB version												
512: 512MB									C	Code 16 th (Channel of data transfer)												
01G: 1GB									S	S: Single Channel												
02G: 2GB									C	Code 17 th (Flash Type)												
04G: 4GB									Е	B: Toshiba SLC												
08G: 8GB	08G: 8GB							C	Code 18th (Pin7 VCC)													
16G: 16GB									F	F: Pin7 Vcc support.												
	Coc	le 10) th ~1	2 th (Serie	s)			C	Code	20t	h~22	ND	(Cus	tom	ized	coc	le)				
J30: D150 Series								C	Customized code.													

7. Appendix

7.1 Power cable specifications




Figure 6: SATADOM D150SH-L power cable mechanical drawing

76 Rev1.1 TSP, NOV, 2012



Verification of Compliance

Product Name : SATADOM D150 SV-L (Vertical Low Profile) type

SATADOM D150 SH-L (Horizontal Low Profile) type

Model Number : DES8-XXXJ30*&1%S / DES8B-XXXJ30*&1%S

XXX: Capacity-128MB-8GB

*: internal code

&: operating temperature range-C/W

%:Channle - S

Applicant : InnoDisk Corporation

Address 9F., No.100, Sec. 1Xintai5th Rd., Xizhi Dist., New Taipei City 221,

Taiwan

Report Number : C22-U070-1112-016
Issue Date : December 6, 2011

Applicable Standards : EN 55022:2006+A1:2007 Class B ITE

EN 55024:2010 EN 61000-4-2:2009

EN 61000-4-3:2006+A1:2008+A2:2010

EN 61000-4-4:2004+A1:2010

Based on the EMC Directive 2004/108/EC and the specifications of the customer, one sample of the designated product has been tested in our laboratory and found to be in compliance with the EMC standards cited above.



TAF 0905

FCC CAB Code TW1053 NVLAP Lab Code 200575-0

1C Code 4699A

VCCI Accep. No. R-1527, C-1609, T-1441, G-10



Central Research Technology Co.

EMC Test Laboratory 11, Lane 41, Fushuen St., Jungshan Chiu, Taipei, Taiwan, 104, R.O.C. Tel: 886-2-25984568

Tel: 886-2-25984568 Fax: 886-2-25984546

(Tsun-Yu Shih/ General Manager)

Date: December 6, 2011



Verification of Compliance

Product Name : SATADOM D150 SV-L (Vertical Low Profile) type

SATADOM D150 SH-L (Horizontal Low Profile) type

Model Number DES8-XXXJ30*&1%S / DES8B-XXXJ30*&1%S

XXX: Capacity-128MB-8GB

*: internal code

&: operating temperature range-C/W

%:Channle - S

Applicant : InnoDisk Corporation

Address 9F., No.100, Sec. 1Xintai5th Rd., Xizhi Dist., New Taipei City 221,

Taiwan

Report Number : F-U070-1112-016
Issue Date : December 6, 2011

Applicable Standards : FCC Part 15, Subpart B Class B ITE

ANSI C63.4:2003

Industry Canada ICES-003 Issue 4 CSA-IEC CISPR22: 02 Class B ITE

One sample of the designated product has been tested in our laboratory and found to be in compliance with the FCC rules cited above.





NVLAP LAB CODE 200575-0

TAF 0905

FCC CAB Code TW1053

IC Code 4699A

VCCI Accep. No. R-1527, C-1609, T-1441, G-10



Central Research Technology Co.

EMC Test Laboratory 11, Lane 41, Fushuen St., Jungshan Chiu, Taipei, Taiwan, 104, R.O.C.

Tel: 886-2-25984568 Fax: 886-2-25984546

(Tour Vu Shih/ Conoral Managa

(Tsun-Yu Shih/ General Manager)

Date: December 6, 2011