innodisk

Total Solution For Industrial Flash Storage

M.2 (P80)

3TG3-P Series

Customer: _____

Customer Part Number: _____

Innodisk Part Number: _____

Innodisk Model Name: _____

Date: _____

Innodisk Approver	Customer Approver

Table of contents

REVISION HISTORY

Revision	Description	Date
Preliminary 1.0	First release	May, 2019
Preliminary 1.1	Update TBW(128GB~512GB)	Aug, 2019
Preliminary 1.2	Update Mechanical Dimensions	Aug, 2019
Preliminary 1.3	Update TBW(128GB~1TB) and REACH	Sep, 2019
Ver 1.0	Revise pin define	Nov, 2019
Ver 1.1	Add 2TB TBW info	Dec, 2019
Ver 1.2	Revise part number rule	Mar, 2020
Ver 1.3	Add Wide temperature product info	May, 2020
Ver 1.4	Modify Health info	Jun., 2020
Ver 1.5	Modify operation temp and update performance and power consumption	Oct., 2020
Ver 1.6	Update performance and power consumption Modify storage temperature	Jun., 2021
Ver 1.7	Remove Appendix	Oct., 2021
Ver 1.8	Update PN rule info.	Apr., 2022

List of Tables

List of Figures

1. Product Overview

1.1 Introduction of Innodisk M.2 (P80) 3TG3-P

Innodisk M.2 (P80) 3TG3-P is an NVM Express SSD designed as the standard M.2 form factor with PCIe interface and 3D TLC NAND Flash. M.2 (P80)3TG3-P supports PCIe Gen III x4, and it is compliant with NVMe 1.3 providing excellent performance. M.2 (P80) 3TG3-P with heat-spreading design dissipate heat generating from IC making SSD perform more stably. With sophisticated error detection and correction (ECC) functions, the module can ensure full End-to-end Data Path Protection that secures the data transmission between host system and NAND Flash.

Innodisk M.2 (P80) 3TG3-P provides ultra-speed and high IOPS and offers maximum capacity up to 2TB, making the SSD optimal for server and heavy data workload applications.

CAUTION TRIM must be enabled.

TRIM enables SSD's controller to skip invalid data instead of moving. It can free up significant amount of resources, extends the lifespan of SSD by reducing erase, and write cycles on the SSD. Innodisk's handling of garbage collection along with TRIM command improves write performance on SSDs.

1.2 Product View and Models

Innodisk M.2 (P80) 3TG3-P is available in follow capacities within 3D TLC flash ICs.

M.2 (P80) 3TG3-P 128GB

M.2 (P80) 3TG3-P 256GB

M.2 (P80) 3TG3-P 512GB

M.2 (P80) 3TG3-P 1TB

M.2 (P80) 3TG3-P 2TB*(ST only)

Figure 1: Innodisk M.2 (P80) 3TG3-P (Standard)

Figure 2: Innodisk M.2 (P80) 3TG3-P (Wide Temperature)

PCIe Interface

Innodisk M.2 (P80) 3TG3-P supports PCIe Gen III interface and compliant with NVMe 1.3. M.2 (P80) 3TG3-P can work under PCIe Gen 1, Gen 2 and Gen 3.

Most of operating system includes NVMe in-box driver now. For more information about the driver support in each OS, please visit http://nvmexpress.org/resources/drivers.

2. Product Specifications

2.1 Capacity and Device Parameters

M.2 (P80) 3TG3-P device parameters are shown in Table 1.

Table 1: Device parameters

Capacity	LBA	User Capacity
128GB	250069680	119.24GB
256GB	500118192	238.47GB
512GB	1000215216	476.94GB
1TB	2000409264	953.87GB
2TB	4000797360	1907.73GB

2.2 Performance

Burst Transfer Rate: 32.0Gbps

Table 2: Performance - Standard Temp.

Capacity	Unit	128GB	256GB	512GB	1TB	2TB
Sequential Read (Q32T1)	MB/s	950	1900	3400	3400	3400
Sequential Write(Q32T1)		500	1000	2100	3000	3200
4KB Random* Read (Q8_T8)	IOPS	53,000	106,000	208,000	348,000	347,000
4KB Random* Write(Q8_T8)		131,000	267,000	370,000	375,000	381,000

Table 3: Performance - Wide Temp.

Capacity	Unit	128GB	256GB	512GB	1TB
Sequential Read (Q32T1)	MB/s	950	1900	3400	3500
Sequential Write(Q32T1)		500	1000	2100	2800
4KB Random* Read (Q8_T8)	IOPS	50,000	101,000	204,000	310,000
4KB Random* Write(Q8_T8)		128,000	257,000	300,000	307,000

Note: Performance results are measured in Room Temperature with Out-of-Box devices and may vary depending on overall system setup. Performance results are based on CrystalDiskMark 6.0.2 with file size 1000MB.

*Unit of 4KB items is I.O.P.S

2.3 Electrical Specifications

2.3.1 Power Requirement

Table 4: Innodisk M.2 (P80) 3TG3-P Power Requirement

Item	Symbol	Rating	Unit
Input voltage	V_{IN}	+3.3 DC +- 5%	V

2.3.2 Power Consumption

Table 5: Power Consumption

Mode	Power Consumption (W)	
	ST	WT
Read	2.7 (rms.)	4.9 (rms.)
Write	8.1(rms.)	6.3 (rms.)
Idle	0.9 (rms.)	2.3 (rms.)
Power-On Peak	3.3	0.8

* measured by the max capacity: Standard Temp. 2TB and Wide Temp. 1TB

2.4 Environmental Specifications

2.4.1 Temperature Ranges

Table 6: Temperature range for M.2 (P80) 3TG3-P

Temperature	Range
Operating	Standard Grade: 0°C to +70°C
	Industrial Grade: -40°C to +85°C
Storage	-40°C to +85°C

2.4.2 Humidity

Relative Humidity: 10-95%, non-condensing

2.4.3 Shock and Vibration

Table 7: Shock/Vibration Testing for M.2 (P80) 3TG3-P

Reliability	Test Conditions	Reference Standards
Vibration	7 Hz to 2K Hz, 20G, 3 axes	IEC 60068-2-6
Mechanical Shock	Duration: 0.5ms, 1500 G, 3 axes	IEC 60068-2-27

2.4.4 Mean Time between Failures (MTBF)

Table 7 summarizes the MTBF prediction results for various M.2 (P80) 3TG3-P configurations. The analysis was performed using a RAM Commander™ failure rate prediction.

- **Failure Rate**: The total number of failures within an item population, divided by the total number of life units expended by that population, during a particular measurement interval under stated condition.
- **Mean Time between Failures (MTBF)**: A basic measure of reliability for repairable items: The mean number of life units during which all parts of the item perform within their specified limits, during a particular measurement interval under stated conditions.

Table 8: M.2 (P80) 3TG3-P MTBF

Product	Condition	MTBF (Hours)
Innodisk M.2 (P80) 3TG3-P	Telcordia SR-332 GB, 25°C	>3,000,000

2.5 CE and FCC Compatibility

M.2 (P80) 3TG3-P conforms to CE and FCC requirements.

2.6 RoHS Compliance

M.2 (P80) 3TG3-P is fully compliant with RoHS directive.

2.7 Reliability

Table 9: M.2 (P80) 3TG3-P TBW

Parameter	Value(ST)	Value(WT)
Read Cycles	Unlimited Read Cycles	
Flash endurance	10,000 P/E cycles	3,000 P/E cycles
Wear-Leveling Algorithm	Support	
Bad Blocks Management	Support	
Error Correct Code	Support(LDPC)	
Data Retention	5 Years at Initial NAND Status 4 Months at NAND Life End	10 Years at Initial NAND Status 2 Years at NAND Life End

TBW* (Total Bytes Written) Unit: TB

Capacity	ST		WT	
	Sequential workload	**Client workload**	**Sequential workload**	**Client workload**
128GB	1250	744	340	223.4
256GB	2500	1909	680	573.2
512GB	5000	4488	1360	1346.5
1TB	10000	8617	2720	2585.3
2TB	20000	16650		

* Note:

1. Sequential: Mainly sequential write, tested by Vdbench. These are estimated values subject to update.
2. Client: Follow JESD218 Test method and JESD219A Workload, tested by ULINK. (The capacity lower than 64GB client workload is not specified in JEDEC219A, the values are estimated.)

3. Based on out-of-box performance.

2.8 Transfer Mode

M.2 (P80) 3TG3-P support following transfer mode:

PCIe Gen III 4 GB/s

PCIe Gen II 2 GB/s

PCIe Gen I 1 GB/s

2.9 Pin Assignment

Innodisk M.2 (P80) 3TG3-P follows standard M.2 spec, socket 3, key M PCIe-based SSD pinout. See Table 9 for M.2 (P80) 3TG3-P pin assignment.

Table 10: Innodisk M.2 (P80) 3TG3-P Pin Assignment

Signal Name	Pin #	Pin #	Signal Name
		75	GND
3.3V	74	73	GND
3.3V	72	71	GND
3.3V	70	69	NC
NC	68	67	NC
Notch	66	65	Notch
Notch	64	63	Notch
Notch	62	61	Notch
Notch	60	59	Notch
NC (Reserved)	58		
NC (Reserved)	56	57	GND
NC	54	55	REFCLKp
CLKREQ# (I/O)(0/3.3V)	52	53	REFCLKn
PERST# (I)(0/3.3V)	50	51	GND
NC	48	49	PERp0
NC	46	47	PERn0
ALERT	44	45	GND
NC(reserved for SMB_DATA)	42	43	PETp0
NC(reserved for SMB_CLK)	40	41	PETn0
NC	38	39	GND
NC	36	37	PERp1
NC	34	35	PERn1
NC	32	33	GND
NC	30	31	PETp1
NC (reserved for ROM code)	28	29	PETn1
NC	26	27	GND
NC	24	25	PERp2
NC	22	23	PERn2
NC	20	21	GND
3.3Vaux	18	19	PETp2
3.3Vaux	16	17	PETn2
3.3Vaux	14	15	GND
3.3Vaux	12	13	PERp3
LED1#	10	11	PERn3
NC	8	9	GND
NC	6	7	PETp3
3.3V	4	5	PETn3
3.3V	2	3	GND
		1	GND

2.10 Mechanical Dimensions

M.2 Type 2280-D2-M with heat-spreading copper layer (Default accessory for ST)



Figure 3: Innodisk M.2 (P80) 3TG3-P with heat-spreading copper layer diagram

M.2 Type 2280-D2-M with heatsink (Default accessory for WT)



Figure 4: Innodisk M.2 (P80) 3TG3-P with heatsink diagram

M.2 Type 2280-D2-M



Figure 5: Innodisk M.2 (P80) 3TG3-P

2.11 Assembly Weight

An Innodisk M.2 (P80) 3TG3-P within NAND flash ICs, 128GB's weight is 7 grams approximately.

2.12 Seek Time

Innodisk M.2 (P80) 3TG3-P is not a magnetic rotating design. There is no seek or rotational latency required.

2.13 NAND Flash Memory

Innodisk M.2 (P80) 3TG3-P uses 3D TLC NAND flash memory, which is non-volatility, high reliability and high speed memory storage.

3. Theory of Operation

3.1 Overview

Figure 2 shows the operation of Innodisk M.2 (P80) 3TG3-P from the system level, including the major hardware blocks.



Figure 6: Innodisk M.2 (P80) 3TG3-P Block Diagram

Innodisk M.2 (P80) 3TG3-P integrates a PCIe Gen III x4 controller and NAND flash memories. Communication with the host occurs through the host interface, using the standard NVM protocol. Communication with the flash device(s) occurs through the flash interface.

3.2 PCIe Gen III x4 Controller

Innodisk M.2 (P80) 3TG3-P is a PCIe Gen IIIx4 controller is compliant with NVMe 1.3, up to 32.0Gbps transfer speed. Also it is compliant with PCIe Gen 1, Gen 2 and Gen 3 specification. The controller supports up to 8 channels for flash interface.

3.3 Error Detection and Correction

Innodisk M.2 (P80) 3TG3-P is designed with hardware LDPC ECC engine with hard-decision and soft-decision decoding. Low-density parity-check (LDPC) codes have excellent error correcting performance close to the Shannon limit when decoded with the belief-propagation (BP) algorithm using soft-decision information.

3.4 Wear-Leveling

Flash memory can be erased within a limited number of times. This number is called the ***erase cycle limit*** or ***write endurance limit*** and is defined by the flash array vendor. The erase cycle limit applies to each individual erase block in the flash device.

Innodisk M.2 (P80) 3TG3-P uses a combination of two types of wear leveling- dynamic and static wear leveling- to distribute write cycling across an SSD and balance erase count of each block, thereby extending flash lifetime.

3.5 Bad Blocks Management

Bad Blocks are blocks that contain one or more invalid bits whose reliability are not guaranteed. The Bad Blocks may be presented while the SSD is shipped, or may develop during the life time of the SSD. When the Bad Blocks is detected, it will be flagged, and not be used anymore. The SSD implement Bad Blocks management, Bad Blocks replacement, Error Correct Code to avoid data error occurred. The functions will be enabled automatically to transfer data from Bad Blocks to spare blocks, and correct error bit.

3.6 iData Guard

Innodisk's iData Guard is a comprehensive data protection mechanism that functions before and after a sudden power outage to the SSD. Low-power detection terminates data writing before an abnormal power-off, while table-remapping after power-on deletes corrupt data and maintains data integrity. Innodisk's iData Guard provides effective power cycling management, preventing data stored in flash from degrading with use.

3.7 Garbage Collection/TRIM

Garbage collection and TRIM technology is used to maintain data consistency and perform continual data cleansing on SSDs. It runs as a background process, freeing up valuable controller resources while sorting good data into available blocks, and deleting bad blocks. It also significantly reduces write operations to the drive, thereby increasing the SSD's speed and lifespan.

3.8 End to End Data Path Protection

End-to-end Data Path Protection that secures the data transmission between host system and NAND Flash. In the transmission path, no matter in or out, all buffer and storage implement Error Code Correction that optimizes the data integrity in the whole transmission of SSD.

3.9 Thermal Management

M.2 (P80) 3TG3-P has built-in thermal sensor which can detect environment temperature of SSD. In the meantime, firmware will monitor the thermal sensor to prevent any failure of overheating. During extreme temperature, firmware will adjust the data transfer behavior to maintain the SSD’s reliable operation.

4. Installation Requirements

4.1 M.2 (P80) 3TG3-P Pin Directions



Figure 7: Signal Segment and Power Segment

4.2 Electrical Connections for M.2 (P80) 3TG3-P

M.2 interconnect is based on a 75 position Edge Card connector. The 75 position connector is intended to be keyed so as to distinguish between families of host interfaces and the various Sockets used in general Platforms. M.2(P80) 3TG3-P is compliant with M.2 Socket 3 key M. M.2 (P80) 3TG3-P is compatible with host connector H3.2 or H4.2.

4.3 Device Drive

M.2(P80) 3TG3-P is compliant with NVMe 1.3. Both Operation System and BIOS should include NVMe driver to compatible with NVMe device. Nowadays, most of OS includes NVMe in-box driver now. For more information about the driver support in each OS, please visit the website http://nvmexpress.org/resources/drivers. For BIOS NVMe driver support please contact with motherboard manufacturers.

5. SMART / Health Information

This log page is used to provide SMART and general health information. The information provided is over the life of the controller and is retained across power cycles. More details about Set Features command; please refer to NVM Express 1.3

5.1 Get Log Page(Log Identifier 02h)

Innodisk 3TG3-P series SMART / Health Information Log are listed in following table.

Table 11: Get Log Page – SMART / Health Information Log

<table>
<tr><th>Bytes</th><th>Description</th></tr>
<tr><td>0</td><td>Critical Warning: This field indicates critical warnings for the state of the controller. Each bit corresponds to a critical warning type; multiple bits may be set. If a bit is cleared to ‘0’, then that critical warning does not apply. Critical warnings may result in an asynchronous event notification to the host. Bits in this field represent the current associated state and are not persistent.
<table>
<tr><th>Bit</th><th>Definition</th></tr>
<tr><td>00</td><td>If set to ‘1’, then the available spare space has fallen below the threshold.</td></tr>
<tr><td>01</td><td>If set to ‘1’, then a temperature is above an over temperature threshold or below an under</td></tr>
<tr><td>02</td><td>If set to ‘1’, then the NVM subsystem reliability has been degraded due to significant media related</td></tr>
<tr><td>03</td><td>If set to ‘1’, then the media has been placed in read only mode.</td></tr>
<tr><td>04</td><td>If set to ‘1’, then the volatile memory backup device has failed. This field is only valid if the</td></tr>
<tr><td>07:05</td><td>Reserved</td></tr>
</table></td></tr>
<tr><td>2:1</td><td>Composite Temperature: Contains a value corresponding to a temperature in degrees Kelvin that represents the current composite temperature of the controller and namespace(s) associated with that controller. The manner in which this value is computed is implementation specific and may not represent the actual temperature of any physical point in the NVM subsystem. The value of this field may be used to trigger an asynchronous event.</td></tr>
</table>

	Warning and critical overheating composite temperature threshold values are reported by the WCTEMP and CCTEMP fields in the Identify Controller data structure.
3	**Available Spare:** Contains a normalized percentage (0 to 100%) of the remaining spare capacity available.
4	**Available Spare Threshold:** When the Available Spare falls below the threshold indicated in this field, an asynchronous event completion may occur. The value is indicated as a normalized percentage (0 to 100%).
5	**Percentage Used:** Contains a vendor specific estimate of the percentage of NVM subsystem life used based on the actual usage and the manufacturer's prediction of NVM life. A value of 100 indicates that the estimated endurance of the NVM in the NVM subsystem has been consumed, but may not indicate an NVM subsystem failure. The value is allowed to exceed 100. Percentages greater than 254 shall be represented as 255. This value shall be updated once per power-on hour (when the controller is not in a sleep state). Refer to the JEDEC JESD218A standard for SSD device life and endurance measurement techniques.
31:6	**Reserved**
47:32	**Data Units Read:** Contains the number of 512 byte data units the host has read from the controller; this value does not include metadata. This value is reported in thousands (i.e., a value of 1 corresponds to 1000 units of 512 bytes read) and is rounded up. When the LBA size is a value other than 512 bytes, the controller shall convert the amount of data read to 512 byte units. For the NVM command set, logical blocks read as part of Compare and Read operations shall be included in this value.
63:48	**Data Units Written:** Contains the number of 512 byte data units the host has written to the controller; this value does not include metadata. This value is reported in thousands (i.e., a value of 1 corresponds to 1000 units of 512 bytes written) and is rounded up. When the LBA size is a value other than 512 bytes, the controller shall convert the amount of data written to 512 byte units. For the NVM command set, logical blocks written as part of Write operations shall be included in this value. Write Uncorrectable commands shall not impact this value.
79:64	**Host Read Commands:** Contains the number of read commands completed by the controller. For the NVM command set, this is the number of Compare and Read commands.

95:80	**Host Write Commands:** Contains the number of write commands completed by the controller. For the NVM command set, this is the number of Write commands.
111:96	**Controller Busy Time:** Contains the amount of time the controller is busy with I/O commands. The controller is busy when there is a command outstanding to an I/O Queue (specifically, a command was issued via an I/O Submission Queue Tail doorbell write and the corresponding completion queue entry has not been posted yet to the associated I/O Completion Queue). This value is reported in minutes.
127:112	**Power Cycles:** Contains the number of power cycles.
143:128	**Power On Hours:** Contains the number of power-on hours. This may not include time that the controller was powered and in a non-operational power state.
159:144	**Unsafe Shutdowns:** Contains the number of unsafe shutdowns. This count is incremented when a shutdown notification (CC.SHN) is not received prior to loss of power.
175:160	**Media and Data Integrity Errors:** Contains the number of occurrences where the controller detected an unrecovered data integrity error. Errors such as uncorrectable ECC, CRC checksum failure, or LBA tag mismatch are included in this field.
191:176	**Number of Error Information Log Entries:** Contains the number of Error Information log entries over the life of the controller.
195:192	**Warning Composite Temperature Time:** Contains the amount of time in minutes that the controller is operational and the Composite Temperature is greater than or equal to the Warning Composite Temperature Threshold (WCTEMP) field and less than the Critical Composite Temperature Threshold (CCTEMP) field in the Identify Controller data structure. If the value of the WCTEMP or CCTEMP field is 0h, then this field is always cleared to 0h regardless of the Composite Temperature value.
199:196	**Critical Composite Temperature Time:** Contains the amount of time in minutes that the controller is operational and the Composite Temperature is greater than the Critical Composite Temperature Threshold (CCTEMP) field in the Identify Controller data structure. If the value of the CCTEMP field is 0h, then this field is always cleared to 0h regardless of the Composite Temperature value.
201:200	**Temperature Sensor 1:** Contains the current temperature reported by temperature sensor 1.
203:202	**Temperature Sensor 2:** Contains the current temperature reported by temperature sensor 2.

205:204	**Temperature Sensor 3:** Contains the current temperature reported by temperature sensor 3.
207:206	**Temperature Sensor 4:** Contains the current temperature reported by temperature sensor 4.
209:208	**Temperature Sensor 5:** Contains the current temperature reported by temperature sensor 5.
211:210	**Temperature Sensor 6:** Contains the current temperature reported by temperature sensor 6.
213:212	**Temperature Sensor 7:** Contains the current temperature reported by temperature sensor 7.
215:214	**Temperature Sensor 8:** Contains the current temperature reported by temperature sensor 8.
219:216	**Thermal Management Temperature 1 Transition Count**: Contains the number of times the controller transitioned to lower power active power states or performed vendor specific thermal management actions while minimizing the impact on performance in order to attempt to reduce the Composite Temperature because of the host controlled thermal management feature (refer to section 8.4.5) (i.e., the Composite Temperature rose above the Thermal Management Temperature 1.) This counter shall not wrap once it reaches its maximum value. A value of zero, indicates that this transition has never occurred or this field is not implemented.
223:220	**Thermal Management Temperature 2 Transition Count:** Contains the number of times the controller transitioned to lower power active power states or performed vendor specific thermal management actions regardless of the impact on performance (e.g., heavy throttling) in order to attempt to reduce the Composite Temperature because of the host controlled thermal management feature (refer to section 8.4.5) (i.e., the Composite Temperature rose above the Thermal Management Temperature 2.) This counter shall not wrap once it reaches its maximum value. A value of zero, indicates that this transition has never occurred or this field is not implemented.
227:224	**Total Time For Thermal Management Temperature 1:** Contains the number of seconds that the controller had transitioned to lower power active power states or performed vendor specific thermal management actions while minimizing the impact on performance in order to attempt to reduce the Composite Temperature because of the host controlled thermal management feature (refer to section 8.4.5). This counter shall not wrap once it reaches its maximum value. A value of zero, indicates that this transition has never occurred or this field is not implemented.

231:228	**Total Time For Thermal Management Temperature 2:** Contains the number of seconds that the controller had transitioned to lower power active power states or performed vendor specific thermal management actions regardless of the impact on performance (e.g., heavy throttling) in order to attempt to reduce the Composite Temperature because of the host controlled thermal management feature (refer to section 8.4.5). This counter shall not wrap once it reaches its maximum value. A value of zero, indicates that this transition has never occurred or this field is not implemented.
511:232	**Reserved**

Notes: More detailed health info has been defined by innodisk and will be shown on iSMART V5.3.21 (or later version).

6. Part Number Rule

CODE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
	D	**G**	**M**	**2**	**8**	**-**	**A**	**2**	**8**	**D**	**A**	**1**	**E**	**C**	**A**	**D**	**H**	**(H)**	**-**	**X**	**X**

Definition					
Code 1st (Disk)					**Code 14th (Operation Temperature)**
D : Disk					C: Standard Grade (0℃~ +70℃)
Code 2nd (Feature set)					W: Industrial Grade (-40℃~ +85℃)
G : EverGreen Series					
Code 3rd ~5th (Form factor)					**Code 15th (Internal control)**
M28: M.2 Type 2280-D2-M					A~Z: BGA PCB version.
					A: DDR3 version; B: DDR4 version
Code 7th ~9th (Capacity)					**Code 16th (Channel of data transfer)**
A28: 128GB	B56:256GB	C12:512GB			D: Dual Channels
01T:1TB	02T:2TB				Q: Quad Channels
					E: Eight Channels
Code 10th ~12th (Controller)					**Code 17th (Flash Type)**
DA1: ID205, PCIe3.0x4					H: Micron 3D TLC
Code 13th (Flash mode)					**Code 18th (Optional function)**
E: 3D TLC layer, Micron B17_10K					H: with heatsink accessory
H: 3D TLC layer, Micron B17_3K					**Code 20th ~ (Customize code)**