



FS700 Series

Qseven Board User's Manual

Copyright

This publication contains information that is protected by copyright. No part of it may be reproduced in any form or by any means or used to make any transformation/adaptation without the prior written permission from the copyright holders.

This publication is provided for informational purposes only. The manufacturer makes no representations or warranties with respect to the contents or use of this manual and specifically disclaims any express or implied warranties of merchantability or fitness for any particular purpose. The user will assume the entire risk of the use or the results of the use of this document. Further, the manufacturer reserves the right to revise this publication and make changes to its contents at any time, without obligation to notify any person or entity of such revisions or changes.

Changes after the publication's first release will be based on the product's revision. The website will always provide the most updated information.

© 2018. All Rights Reserved.

Trademarks

Product names or trademarks appearing in this manual are for identification purpose only and are the properties of the respective owners.

Qseven Specification Reference

http://www.gseven-standard.org/

FCC and DOC Statement on Class B

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio TV technician for help.

Notice:

- 1. The changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.
- 2. Shielded interface cables must be used in order to comply with the emission limits.

Table of Contents

Warranty

- Warranty does not cover damages or failures that arised from misuse of the product, inability to use the product, unauthorized replacement or alteration of components and product specifications.
- 2. The warranty is void if the product has been subjected to physical abuse, improper installation, modification, accidents or unauthorized repair of the product.
- Unless otherwise instructed in this user's manual, the user may not, under any circumstances, attempt to perform service, adjustments or repairs on the product, whether in or out of warranty. It must be returned to the purchase point, factory or authorized service agency for all such work.
- 4. We will not be liable for any indirect, special, incidental or consequencial damages to the product that has been modified or altered.

Static Electricity Precautions

It is quite easy to inadvertently damage your PC, system board, components or devices even before installing them in your system unit. Static electrical discharge can damage computer components without causing any signs of physical damage. You must take extra care in handling them to ensure against electrostatic build-up.

- To prevent electrostatic build-up, leave the system board in its anti-static bag until you are ready to install it.
- 2. Wear an antistatic wrist strap.
- 3. Do all preparation work on a static-free surface.
- Hold the device only by its edges. Be careful not to touch any of the components, contacts or connections.
- Avoid touching the pins or contacts on all modules and connectors. Hold modules or connectors by their ends.



Important:

Electrostatic discharge (ESD) can damage your processor, disk drive and other components. Perform the upgrade instruction procedures described at an ESD workstation only. If such a station is not available, you can provide some ESD protection by wearing an antistatic wrist strap and attaching it to a metal part of the system chassis. If a wrist strap is unavailable, establish and maintain contact with the system chassis throughout any procedures requiring ESD protection.

Safety Measures

To avoid damage to the system:

Use the correct AC input voltage range.

To reduce the risk of electric shock:

Unplug the power cord before removing the system chassis cover for installation or servicing. After installation or servicing, cover the system chassis before plugging the power cord.

About the Package

The package contains the following items. If any of these items are missing or damaged, please contact your dealer or sales representative for assistance.

- One FS700-M60 board
- One Heat spreader (for temperature -20°C to 70°C only)

Optional Items

- Q7A-551 carrier board kit
- WM-240 WiFi kit
- UC20 Mini-PCIe UMTS/HSPA+ Module

The board and accessories in the package may not come similar to the information listed above. This may differ in accordance with the sales region or models in which it was sold. For more information about the standard package in your region, please contact your dealer or sales representative.

Chapter 1 - Introduction

Specifications

| Processor | NXP i.MX 6 series processors i.MX6Q: i.MX 6Quad, up to 1.0GHz, Four Cortex-A9 cores i.MX6D: i.MX 6Dual, up to 1.0GHz, Two Cortex-A9 cores i.MX6L: i.MX 6DualLite, up to 1.0GHz, Two Cortex-A9 cores i.MX6S: i.MX 6Solo, up to 1.0GHz, One Cortex-A9 core | | | | | | |
|-------------------------|---|--|--|--|--|--|--|
| System Memory | • 1GB/2GB DDR3 memory down | | | | | | |
| Graphics | Supports HDMI and LVDS interfaces HDMI: HDMI v1.4 resolution up to 1920x1200 @ 60Hz LVDS: 18/24-bit One port up to 165 Mpixels/sec (e.g. 2560x1600 @ 60Hz) Two ports up to 85 Mpixels/sec (e.g. WUXGA+ @ 60Hz) each Built-in Video, 2D graphics and 3D graphics processors Supports OpenCL, OpenVG 1.1 and 1080p/720p decoder/encoder | | | | | | |
| Audio | Supports I ² S interface | | | | | | |
| LAN | One Atheros AR8033 Ethernet PHYSupports 10Mbps, 100Mbps and 1Gbps data transmission | | | | | | |
| Serial ATA | Supports 1 SATA 2.0 interface (Quad and Dual processors only) SATA speed up to 3Gb/s (SATA 2.0) | | | | | | |
| eMMC | • Supports 4GB (standard), 8GB and 16GB eMMC onboard | | | | | | |
| microSD | • 1 microSD socket | | | | | | |
| Watchdog Timer | Software programmable | | | | | | |
| Expansion Interfaces | Supports 4 USB 2.0 interfaces Supports 1 USB OTG (Type B) interface Supports 1 PCIe x1 interface Supports 1 RS232 serial interface Supports 2 I²C interfaces Supports CAN-bus (Controller-Area Network) interface Supports SDIO interface | | | | | | |
| Power | • Input: 5V | | | | | | |
| Power Consumption | • Under 5W @ 5V | | | | | | |

| OS Support | LTIBLinux 3.0.35 Android 4.3 (Default Preloaded) Quad, Dual and DualLite processors only Android 5.1 |
|-------------|--|
| Temperature | Operating O°C to 60°C - DualLite, Solo -20°C to 70°C - Quad, Dual Storage: -30°C to 80°C |
| Humidity | • 5% to 90% |
| РСВ | Dimensions Qseven form factor 70mm (2.76") x 70mm (2.76") Compliance Qseven specification revision 1.2 |

Chapter 1 Introduction www.dfi.com

Features

• DDR3

DDR3 delivers increased system bandwidth and improved performance. The advantages of DDR3 are its higher bandwidth and its increase in performance at a lower power than DDR2.

Graphics

The integrated Intel® HD graphics engine delivers an excellent blend of graphics performance and features to meet business needs. It provides excellent video and 3D graphics with outstanding graphics responsiveness. These enhancements deliver the performance and compatibility needed for today's and tomorrow's business applications. Supports HDMI and LVDS display outputs.

Serial ATA

Serial ATA is a storage interface that is compliant with SATA 2.0a specification. With speed of up to 3Gb/s (SATA 2.0), it improves hard drive performance faster than the standard parallel ATA whose data transfer rate is 100MB/s. The bandwidth of the SATA 3.0 will be limited by carrier board design.

Gigabit LAN

The Atheros AR8033 Ethernet Phy controller supports up to 1Gbps data transmission.

*

Important:

The DFI FS700 Series Qseven module provides Gigabit Ethernet with one Atheros AR8033 Ethernet PHY. The maximum throughput that the Gigabit Ethernet performs is limited to 470Mbps (total for Tx and Rx) due to internal bus limitations based on Freescale's Errata ERR004512. The actual measurement of the Gigabit Ethernet controller used on the FS700 Series system board is up to 380Mbps. This difference might be caused by the software configuration, network environment or equipment.

USB

The system board supports USB 2.0 and USB 1.1 ports. USB 1.1 supports 12Mb/second bandwidth while USB 2.0 supports 480Mb/second bandwidth providing a marked improvement in device transfer speeds between your computer and a wide range of simultaneously accessible external Pluq and Play peripherals.

Watchdog Timer

The Watchdog Timer function allows your application to regularly "clear" the system at the set time interval. If the system hangs or fails to function, it will reset at the set time interval so that your system will continue to operate.

Specification Comparison Table


The table below shows the Qseven standard specifications and the corresponding specifications supported on the FS700 module.

| Custom I/O Interface | ARM/RISC Based | X86 Based Minimum | Maximum | DFI FS700 Series |
|--------------------------|-----------------------|-------------------|----------------------|------------------|
| System I/O Interface | Minimum Configuration | Configuration | Configuration | Configuration |
| PCI Express Lanes | 0 | 1 (x1 link) | 4 | 1 |
| Serial ATA channels | 0 | 0 | 2 | 1 |
| USB 2.0 ports | 3 | 4 | 8 | 5 |
| LVDS channels | 0 | 0 | Dual Channel 24bits | 2 |
| DisplayPort, TMDS, | 0 | 0 | 1 | 1 |
| High Definition | 0 | 0 | 1 | I ² S |
| Audio/AC'97 | O | U | 1 | 1.5 |
| Ethernet 10/100 | 0 | 0 | 1 (Gigabit Ethernet) | 1 |
| Mbit/Gigabit | o . | U | 1 (Gigabit Ethernet) | 1 |
| ExpressCard support | 0 | 0 | 2 | 0 |
| Low Pin Count bus | 0 | 0 | 1 | 0 |
| Secure Digital I/O 8-bit | 0 | 0 | 1 | 1 |
| for SD/MMC cards | o . | U | 1 | 1 |
| System Management | 0 | 1 | 1 | 0 |
| I ² C Bus | 1 | 1 | 1 | 2 |
| SPI Bus | 0 | 0 | 1 | 1 |
| CAN Bus | 0 | 0 | 1 | 1 |
| Watchdog Trigger | 1 | 1 | 1 | 0 |
| Power Button | 1 | 1 | 1 | 1 |
| Power Good | 1 | 1 | 1 | 1 |
| Reset Button | 1 | 1 | 1 | 1 |
| LID Button | 0 | 0 | 1 | 1 |
| Sleep Button | 0 | 0 | 1 | 1 |
| Suspend To RAM (S3 | 0 | 0 | 1 | 1 |
| mode) | ľ | U | 1 | 1 |
| Wake | 0 | 0 | 1 | 1 |
| Battery low alarm | 0 | 0 | 1 | 1 |
| Thermal control | 0 | 0 | 1 | 0 |
| FAN control | 0 | 0 | 1 | 0 |


Chapter 1 Introduction www.dfi.com

Chapter 2 - Hardware Installation

Board Layout





Block Diagram



Mechanical Diagram

FS700 Series Module








Important:

Electrostatic discharge (ESD) can damage your processor, disk drive and other components. Perform the upgrade instruction procedures described at an ESD workstation only. If such a station is not available, you can provide some ESD protection by wearing an antistatic wrist strap and attaching it to a metal part of the system chassis. If a wrist strap is unavailable, establish and maintain contact with the system chassis throughout any procedures requiring ESD protection.


System Memory

The system board is equipped two 1GB onboard system memorys that support DDR3.



9

MXM Connector



The MXM connector is used to interface with the carrier board. Insert FS700 series to the MXM connector on the carrier board. Refer to the following pages for the pin functions of this connector.

Refer to "Installing FS700 Series onto a Carrier Board" section for more information.

| Pin | Signal | Pin | Signal |
|-----|-------------------------|-----|---------------|
| 1 | GND | 2 | GND |
| 3 | GBE MDI3- | 4 | GBE MDI2- |
| 5 | GBE_MDI3+ | 6 | GBE_MDI2+ |
| 7 | GBE LINK100# | 8 | GBE_LINK1000# |
| 9 | GBE MDI1- | 10 | GBE_MDI0- |
| 11 | GBE MDI1+ | 12 | GBE MDI0+ |
| 13 | GBE LINK# | 14 | GBE ACT# |
| 15 | _ | 16 | SUS S5# |
| 17 | WAKE# | 18 | SUS S3# |
| 19 | SUS_STAT# | 20 | PWRBTN# |
| 21 | SLP_BTN# | 22 | LID_BTN# |
| 23 | GND | 24 | GND |
| 25 | GND | 26 | PWGIN |
| 27 | BATLOW# | 28 | RSTBTN# |
| 29 | SATA0_TX+ | 30 | |
| 31 | SATA0_TX- | 32 | |
| 33 | SATA0_ACT# | 34 | GND |
| 35 | SATA0_RX+ | 36 | |
| 37 | SATA0_RX- | 38 | |
| 39 | GND | 40 | GND |
| 41 | BIOS_DISABLE#/BOOT_ALT# | 42 | SDIO_CLK |
| 43 | SDIO_CD# | 44 | SDIO_LED |
| 45 | SDIO_CMD | 46 | SDIO_WP |
| 47 | SDIO_PWR# | 48 | SDIO_DAT1 |
| 49 | SDIO_DAT0 | 50 | SDIO_DAT3 |
| 51 | SDIO_DAT2 | 52 | SDIO_DAT5 |
| 53 | SDIO_DAT4 | 54 | SDIO_DAT7 |
| 55 | SDIO_DAT6 | 56 | RSVD |
| 57 | GND | 58 | GND |
| 59 | I2S_TXFS | 60 | SMB_CLK |
| 61 | I2S_CLK | 62 | SMB_DAT |
| 63 | I2S_TXC | 64 | SMB_ALERT# |
| 65 | I2S_RXD | 66 | I2C_CLK |
| 67 | I2S_TXD | 68 | I2C_DAT |
| 69 | | 70 | WDTRIG# |
| 71 | | 72 | WDOUT |
| 73 | GND | 74 | GND |
| 75 | | 76 | |
| 77 | | 78 | |
| 79 | | 80 | USB_4_5_OC# |
| 81 | | 82 | USB_P4- |
| 83 | | 84 | USB_P4+ |
| 85 | USB_2_3_OC# | 86 | USB_0_1_OC# |
| 87 | USB_P3- | 88 | USB_P2- |
| 89 | USB_P3+ | 90 | USB_P2+ |
| 91 | USB_CC | 92 | USB_ID |
| 93 | USB_P1- | 94 | USB_P0- |
| 95 | USB_P1+ | 96 | USB_P0+ |
| 97 | GND | 98 | GND |
| 99 | LVDS_A0+ | 100 | LVDS_B0+ |

10

| Pin | Signal | Pin | Signal |
|------------|---------------------------|------------|---------------|
| 101 | LVDS A0- | 102 | LVDS B0- |
| 103 | LVDS_A1+ | 104 | LVDS_B1+ |
| 105 | LVDS_A1- | 106 | LVDS_B1- |
| 107 | LVDS_A2+ | 108 | LVDS_B2+ |
| 109 | LVDS A2- | 110 | LVDS B2- |
| 111 | LVDS_PPEN | 112 | LVDS_BLEN |
| 113 | LVDS_A3+ | 114 | LVDS B3+ |
| 115 | LVDS_A3- | 116 | LVDS_B3- |
| 117 | GND | 118 | GND |
| 119 | LVDS_A_CLK+ | 120 | LVDS_B_CLK+ |
| 121 | LVDS_A_CLK- | 122 | LVDS_B_CLK- |
| 123 | LVDS_BLT_CTRL/GP_PWM_OUT0 | 124 | RSVD |
| 125 | LVDS_DID_DAT/GP_I2C_DAT | 126 | LVDS_BLC_DAT |
| 127 | LVDS_DID_CLK/GP_I2C_CLK | 128 | LVDS_BLC_CLK |
| 129 | CAN0_TX | 130 | CAN0_RX |
| 131 | TMDS_CLK+ | 132 | |
| 133 | TMDS_CLK- | 134 | |
| 135 | GND | 136 | GND |
| 137 | TMDS_LANE1+ | 138 | |
| 139 | TMDS_LANE1- | 140 | |
| 141 | GND | 142 | GND |
| 143 | TMDS_LANE0+ | 144 | |
| 145 | TMDS_LANE0- | 146 | |
| 147 | GND | 148 | GND |
| 149 | TMDS_LANE2+ | 150 | HDMI_CTRL_DAT |
| 151 | TMDS_LANE2- | 152 | HDMI_CTRL_CLK |
| 153 | HDMI_HPD# | 154 | |
| 155 | PCIE_CLK_REF+ | 156 | PCIE_WAKE# |
| 157 | PCIE_CLK_REF- | 158 | PCIE_RST# |
| 159 | GND | 160 | GND |
| 161 | | 162 | |
| 163 | CND | 164 | CNID |
| 165 | GND | 166 | GND |
| 167 | | 168 | |
| 169 | UART TXD | 170 | UART RTS |
| 171 173 | OWLI_IVD | 172 174 | OWV1_V12 |
| 175 | | 174 | |
| 177 | UART_RXD | 178 | UART_CTS |
| 179 | PCIE0 TX+ | 180 | PCIE0 RX+ |
| 181 | PCIEO_TX- | 182 | PCIEO_RX- |
| 183 | GND | 184 | GND |
| 185 | OND | 186 | OIVE |
| 187 | | 188 | |
| 189 | | 190 | |
| 191 | | 192 | |
| 193 | VCC RTC | 194 | |
| 195 | | 196 | |
| 197 | GND | 198 | GND |
| 199 | SPI MOS1 | 200 | SPI CS0# |
| | | | |

| Pin | Signal | Pin | Signal |
|-----|-----------|-----|-----------|
| 201 | SPI_MOS0 | 202 | |
| 203 | SPI_SCK | 204 | MFG_NC4 |
| 205 | 5V_SB | 206 | 5V_SB |
| 207 | MFG_NC0 | 208 | MFG_NC2 |
| 209 | MFG_NC1 | 210 | MFG_NC3 |
| 211 | VCC (+5V) | 212 | VCC (+5V) |
| 213 | VCC (+5V) | 214 | VCC (+5V) |
| 215 | VCC (+5V) | 216 | VCC (+5V) |
| 217 | VCC (+5V) | 218 | VCC (+5V) |
| 219 | VCC (+5V) | 220 | VCC (+5V) |
| 221 | VCC (+5V) | 222 | VCC (+5V) |
| 223 | VCC (+5V) | 224 | VCC (+5V) |
| 225 | VCC (+5V) | 226 | VCC (+5V) |
| 227 | VCC (+5V) | 228 | VCC (+5V) |
| 229 | VCC (+5V) | 230 | VCC (+5V) |

MXM Connector Signal Description

Pin Types
I Input Pin
O Output Pin
I/O Bi-directional input / output Pin
OD Open drain
PP Push Pull
NC Net Comported

| NC Not Connected | | | | | | |
|------------------------------|-----------------|------------|---|-----------------------|--|--|
| PCI Express Interface Signa | ls Descriptions | | | | | |
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| PCIEO_RX+ PCIEO_RX- | 180 182 | I PCIE | AC coupled off Module | | Device - Connect AC Coupling cap 0.1uF Slot - Connect to PCIE Conn pin | PCI Express channel 0, Receive Input differential pair. |
| PCIE0_TX+ | 179 | | | AC Coupling capacitor | | |
| PCIE0_TX- | 181 | O PCUE | AC coupled on Module | AC Coupling capacitor | Connect to PCIE device or slot | PCI Express channel 0, Transmit Output differential pair. |
| PCIE_CLK_REF+ | 155 | O PCUE | PCIE | | Connect to PCIE device, PCIe CLK Bufferor slot | Reference clock output for all PCI Express and PCI Express Graphics |
| PCIE_CLK_REF- | 157 | | | | | lanes. |
| PCIE_WAKE# | 156 | I CMOS | 3.3V Suspend/3.3V | | | PCI Express Wake Event: Sideband wake signal asserted by components requesting wakeup. |
| PCIE_RST# | 158 | O CMOS | 3.3V/3.3V | | | Reset Signal for external devices. |
| Express Card Support Pins | | | | | | |
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| UART_RXD | 177 | I CMOS | 3.3V | | | UART RXD |
| UART_TXD | 171 | O CMOS | 3.3V | | | UART TXD |
| UART_CTS | 178 | I CMOS | 3.3V | | | UART CTS |
| UART_RTS | 172 | O CMOS | 3.3V | | | UART RTS |
| Gigabit Ethernet Signals | | | | | | |
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| GBE_MDI0+ | 12 | I/O Analog | 3.3V max Suspend | | Connect to Magnetics Module MDI0+/- | Gigabit Ethernet Controller 0: Media Dependent Interface Differential |
| GBE_MDI0- GBE_MDI1+ | 10 | - | | _ | | Pairs 0,1,2,3. The MDI can operate in 1000, 100 and 10 Mbit / sec modes. Some pairs are unused in some modes, per the following: |
| GBE MDI1- | 9 | I/O Analog | 3.3V max Suspend | | Connect to Magnetics Module MDI1+/- | 1000BASE-T 100BASE-T |
| GBE_MDI2+ GBE_MDI2- | 6 | I/O Analog | 3.3V max Suspend | | Connect to Magnetics Module MDI2+/- | MDI[0]+/- B1_DA+/- TX+/- TX+/- |
| GBE_MDI3+ | 5 | I/O Analog | 3.3V max Suspend | | Connect to Magnetics Module MDI3+/- | MDI[1]+/- B1_DB+/- RX+/- RX+/- MDI[2]+/- B1_DC+/- |
| GBE_MDI3- | 3 | - | | | | MD[[3]+/- Bi_DD+/- |
| GBE_LINK# | 13 | OD CMOS | 3.3V Suspend/3.3V | | NC | Gigabit Ethernet Controller 0 link indicator, active low. |
| GBE_LINK100# | 7 | OD CMOS | 3.3V Suspend/3.3V | | Connect to LED and ${\bf recommend}$ current limit resistor 150 Ω to 3.3VSB | Gigabit Ethernet Controller 0 1000 Mbit / sec link indicator, active low. |
| GBE_LINK1000# | 8 | OD CMOS | 3.3V Suspend/3.3V | | Connect to LED and recommend current limit resistor 150 Ω to 3.3VSB | Gigabit Ethernet Controller 0 1000 Mbit / sec link indicator, active low. |
| GBE_ACT# | 14 | OD CMOS | 3.3V Suspend/3.3V | | Connect to LED and ${\bf recommend}$ current limit resistor 150 Ω to 3.3VSB | Gigabit Ethernet Controller 0 activity indicator, active low. |
| Serial ATA Interface Signals | | | | | | |
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| SATA0_RX+ | 35 | I SATA | AC coupled on Module | | Connect to SATA0 Conn RX pin | Serial ATA or SAS Channel 0 receive differential pair. |
| SATAO_RX- SATAO_TX+ | 37 29 | O SATA | AC coupled on Module AC coupled on Module | | Connect to SATAO Conn TX pin | Serial ATA or SAS Channel O transmit differential pair. |
| SATA0_TX- | 31 | USAIA | AC coupled on Module | | Connect to SATAU CONN TX pin | ocial ATA VI OAO Chaine V valishik uhreeftud pair. |

SATA_ACT#

Important:

I/O CMOS

3.3V/3.3V

The DFI FS700 Series Qseven module provides Gigabit Ethernet with one Atheros AR8033 Ethernet PHY. The maximum throughput that the Gigabit Ethernet performs is limited to 470Mbps (total for Tx and Rx) due to internal bus limitations based on Freescale's Errata ERR004512. The actual measurement of the Gigabit Ethernet controller used on the FS700 Series system board is up to 380Mbps. This difference might be caused by the software configuration, network environment or equipment.

Chapter 2 Hardware Installation www.dfi.com

Serial ATA Led. Open collector output pin driven during SATA command activity.

| USB Interface Signals | | | | | | |
|---------------------------------|----------|--------------------|---------------------|--------------------|--|--|
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| | | | · | | | |
| USB P0+ | 96 | | | | Connect 90 | |
| USB_P0- | 94 | I/O USB | 3.3V Suspend/3.3V | | suppressors to GND to USB connector | Universal Serial Bus Port 0 differential pair. |
| USB_P1+ | 95 | I/O USB | 3.3V Suspend/3.3V | | Connect 90 @100MHz Common Choke in series and ESD | Universal Serial Bus Port 1 differential pair. This port may be optionally used as USB client port. |
| USB_P1- | 93 | 1/U USB | 3.3V Suspenu/3.3V | | suppressors to GND to USB connector | Universal Serial bus Port 1 diliferential pair. This port may be optionally used as USB client port. |
| USB_P2+ | 90 | I/O USB | 3.3V Suspend/3.3V | | Connect 90 @ 0100MHz Common Choke in series and ESD | Universal Serial Bus Port 2 differential pair. |
| USB_P2- USB_P3+ | 88 89 | | | | suppressors to GND to USB connector | · |
| USB_P3+ | 87 | I/O USB | 3.3V Suspend/3.3V | | Connect 90 @100MHz Common Choke in series and ESD suppressors to GND to USB connector | Universal Serial Bus Port 3 differential pair. |
| USB P4+ | 84 | | | | Connect 90 | |
| USB_P4- | 82 | I/O USB | 3.3V Suspend/3.3V | | suppressors to GND to USB connector | Universal Serial Bus Port 4 differential pair. |
| _ | | | | | | |
| | 0.5 | * ***** | 2 21/2 1/2 21/ | D11 4 01 4 D D140D | | USB over-current sense, USB channels 0 and 1. A pull-up for this line shall be present on the Module. An open drain driver from a USB current monitor on the Carrier Board may drive this line |
| USB_0_1_OC# | 86 | I CMOS | 3.3V Suspend/3.3V | PU 10k to 3.3VSB | Connect to Overcurrent of USB Power Switch | low. Do not pull this line high on the Carrier Board. |
| | | | | | | DO HOL pull this line high of the Carrier Board. |
| | | | | | | |
| | | | | | | USB over-current sense, USB channels 0 and 1. A pull-up for this line shall be present on the Module. An open drain driver from a USB current monitor on the Carrier Board may drive this line |
| USB_2_3_OC# | 85 | I CMOS | 3.3V Suspend/3.3V | PU 10k to 3.3VSB | Connect to Overcurrent of USB Power Switch | low. Do not pull this line high on the Carrier Board. |
| | | | | | | DO NOT DUI UNS HIRE HIGH OF THE CATHER BOARD. |
| | | | | | | |
| | | | | | | USB over-current sense, USB channels 0 and 1. |
| USB_4_5_OC# | 80 | I CMOS | 3.3V Suspend/3.3V | PU 10k to 3.3VSB | Connect to Overcurrent of USB Power Switch | A pull-up for this line shall be present on the Module. An open drain driver from a USB current monitor on the Carrier Board may drive this line low. Do not pull this line high on the Carrier Board. |
| | | | | | | DO HOL pull this line high oir the Carrier Board. |
| LICO TO | 92 | * 01100 | 2 21/2 1/2 21/ | | | USB ID pin.Configures the mode of the USB Port 1. If the signal is detected as being 'high active' the BIOS will automatically configure USB Port 1 as USB Client and enable USB Client support. |
| USB_ID | 92 | I CMOS | 3.3V Suspend/3.3V | | | This signal should be driven as OC signal by external circuitry. |
| | | | | | | |
| | | | | | | USB Client Connect pin.If USB Port 1 is configured for client mode then an externally connected USB host should set this signal to high-active in order to properly make the connection with the module's internal USB client controller. |
| USB_CC | 91 | I CMOS | 3.3V Suspend/3.3V | | | Ifficiency and the state of the |
| | | | | | | A level shifter/protection circuitry should be implemented on the carrier board for this signal. |
| | | | | | | |
| SDIO Interface Signals | | | | | | |
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| | | | · | | | |
| SDIO_CD# | 43 | I/O CMOS | 3.3V/3.3V | | | SDIO Card Detect. This signal indicates when a SDIO/MMC card is present. |
| SDIO_CLK | 42 | O CMOS | 3.3V/3.3V | | | SDIO Clock. With each cycle of this signal a one-bit transfer on the command and each data line occurs. This signal has maximum frequency of 48 MHz. |
| 3DIO_CER | 42 | 0 CM03 | 3.34/3.34 | _ | | |
| SDIO_CMD | 45 | I/O OD/PP CMOS | 3.3V/3.3V | | | SDIO Command/Response. This signal is used for card initialization and for command transfers. During initialization mode this signal is open drain. During command transfer this signal is in push- oull mode. |
| SDIO_LED | 44 | O CMOS | 3.3V/3.3V | _ | | SDIO LED. Used to drive an external LED to indicate when transfers occur on the bus. |
| | | | , | | | |
| SDIO_WP | 46 47 | I/O CMOS O CMOS | 3.3V/3.3V | + | | SDIO Write Protect. This signal denotes the state of the write-protect tab on SD cards. |
| SDIO_PWR# | | | 3.3V/3.3V | | | SDIO Power Enable. This signal is used to enable the power being supplied to a SD/MMC card device. |
| SDIO_DAT0-7 | 48-55 | I/O PP CMOS | 3.3V/3.3V | | | SDIO Data lines. These signals operate in push-pull mode |
| High Definition Audio Signals/A | AC'97 | | | | | |
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| - | | | | | | |
| I2S_CLK | 61 | O CMOS | 3.3V/3.3V | | | I2S Clock outout |
| I2S_TXFS | 59 | O CMOS | 3.3V/3.3V | | | I2S TXFS |
| I2C_TXC | 63 | O CMOS | 3.3V/3.3V | | | IZC TXC |
| I2S_TXD | 67 | O CMOS | 3.3V/3.3V | | | IZS TXD |
| I2S_RXD | 65 | I CMOS | 3.3V/3.3V | 1 | | IZ RXD |
| 123_100 | 05 | 1 (1.103 | J.J4/J.J4 | 1 | 1 | 12 1000 |

Chapter 2

| Content to enable control of USS pited grower clock Content to enable control of USS pited grower clock Content to enable control of USS pited grower clock Content to enable control of USS pited grower clock Content to enable control of USS pited grower clock Content to enable control of USS pited grower clock Content to USS pited grower | LVDS Flat Panel Signals | | | | | | |
|--|-------------------------------|------|-------------|---------------------|------------------|--|---|
| Contract | Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| Content to LVDS correctors | LVDS_PPEN | 111 | O CMOS | 3.3V/3.3V | | | Controls panel power enable. |
| Contract DVS contracts D | LVDS_BLEN | 112 | O CMOS | 3.3V/3.3V | | | Controls panel Backlight enable. |
| Content to IVIS connector VIS connector | LVDS_BLT_CTRL/GP_PWM_OUT0 | 123 | O CMOS | 3.3V/3.3V | | | |
| Contract to LVDS connector Contract to LVDS connector | LVDS_A0+ | | O LVDS | LVDS | | Connect to LVDS connector | |
| Connect to LVVS connector Connector LVVS connector Connect | LVDS_A0- LVDS A1+ | | | | | | LVDS_B_CK+/-) shall have 100Ω terminations across the pairs at the destination. These |
| MSS | LVDS_A1- | | O LVDS | LVDS | | Connect to LVDS connector | |
| 1955 | LVDS_A2+ LVDS_A2- | | O LVDS | LVDS | | Connect to LVDS connector | |
| March 15 | LVDS_A3+ | 113 | O LVDS | LVDS | | Connect to LVDS connector | |
| 100 | LVDS_A3- LVDS_A_CLK+ | | | | | | |
| MSS | LVDS_A_CLK- | 121 | O LVDS | LVDS | | Connect to LVDS connector | LVDS Channel A differential clock |
| MSS | LVDS_B0+ | | O LVDS | LVDS | | Connect to LVDS connector | |
| 105 | LVDS_B1+ | 104 | OLVDS | LVDS | | Connect to LVDS connector | |
| MSS_B2 110 100 | LVDS_B1- | | 0 2403 | 2403 | | Connect to EVD3 Connector | LVDS_B_CK+/-) shall have 100Ω terminations across the pairs at the destination. These |
| MSS B. M | LVDS_B2- | | O LVDS | LVDS | | Connect to LVDS connector | |
| MSS_B_CLK+ 120 | LVDS_B3+ | | O LVDS | LVDS | | Connect to LVDS connector | |
| No. 1.0 No. 1.0 No. | LVDS_B_CLK+ | | | | | | |
| Vis. DID_DAT/GP_IZC_DAT 125 | LVDS_B_CLK- | | O LVDS | LVDS | | Connect to LVDS connector | LVDS Channel B differential clock |
| MSS_BLC_DIX 128 U0 OD CMOS 33/93.3V PU 4.7K to 3.3V PU 4.7K to 3.3V Control clock signal for external SSC clock clip. | LVDS_DID_CLK/GP_I2C_CLK | | - | | | | |
| DMI_Interface Signals | | | | | | Connect to DDC data of LVDS panel | |
| Interface Signals Pin | | | | | | | |
| Pin Pin Type Pin | LVDS_BLC_DAT | 126 | I/O OD CMOS | 3.3V/3.3V | PU 4.7K to 3.3V | | Control data signal for external SSC clock chip. |
| MBS, CLK- 131 PMDS PMDS PMDS PMDS PMDS PMDS PMDS PMDS | HDMI Interface Signals | | | | | | |
| MDS_CLK+ 131 0 TMDS 1705 | Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| MDS_LANED- 145 AND | TMDS_CLK- | 133 | O TMDS | TMDS | | Connect AC Coupling Capacitors 0.1uF to Device | TMDS differential pair clock lines |
| MDS_LANED+ 143 | TMDS_CLK+ | 131 | 0 11 100 | 11100 | | Connect AC Coupling Capacitors 0.1uF to Device | The direction particles included |
| MDS_LANEH- 143 149 1 | TMDS_LANE0- | 145 | | | | Connect AC Coupling Capacitors 0.1uF to Device | |
| MDS_LANE1+ 137 OTMDS Connect AC Coupling Capacitors 0.1uF to Device MDS_LANE2- 151 OTMDS TMDS Connect AC Coupling Capacitors 0.1uF to Device MDS_LANE2- 149 OTMDS TMDS Connect AC Coupling Capacitors 0.1uF to Device MDS_LANE2- 149 Connect AC Coupling | TMDS_LANE0+ | 143 | O TMDS | TMDS | | Connect AC Coupling Capacitors 0.1uF to Device | -TMDS differential pair lines lane 0. |
| MDS_LANE:+ 137 Connect AC Coupling Capacitors 0.1uF to Device Connect AC Coupling | TMDS_LANE1- | 139 | O TMDS | TMDC | | Connect AC Coupling Capacitors 0.1uF to Device | TMDC differential pair lines land 1 |
| MDS_LANE2+ 149 OTMDS IMDS Connect AC Coupling Capacitors 0.1uF to Device IMDS differential pair lines lane 2. DML_CTRL_CLK (SDVO_CTRL_CLK) 152 I/O OD CMOS 3.3V/3.3V PU 4.7K to 3.3V PU 4.7K | TMDS_LANE1+ | 137 | כטויוו ט | 11-103 | | Connect AC Coupling Capacitors 0.1uF to Device | 1 Production pail lines inne 1. |
| MDS_LANE2+ 149 149 CONNect AC Coupling Capacitors 0.1uF to Device DDC based control signal (dock) for HDMI device. Note: Level shifters must be implemented on the carrier board for this signal in order to be compliant with the HDMI Specification. DDC based control signal (data) for HDMI device. Note: Level shifters must be implemented on the carrier board for this signal in order to be compliant with the HDMI Specification. | TMDS_LANE2- | 151 | o Tupo | THE | | Connect AC Coupling Capacitors 0.1uF to Device | |
| Note: Level shifters must be implemented on the carrier board for this signal in order to be compliant with the HDMI Specification. DMI_CTRL_DAT (SDVO_CTRL_DAT) DMI_CTRL_DAT (SDVO_CTRL_DAT) DVI (O D CMOS 3.3V/3.3V PU 4.7K to 3.3V PU 4.7K to 3.3V Note: Level shifters must be implemented on the carrier board for this signal in order to be compliant with the HDMI Specification. Note: Level shifters must be implemented on the carrier board for this signal in order to be compliant with the HDMI Specification. | TMDS_LANE2+ | 149 | U IMUS | לטוייוז | | Connect AC Coupling Capacitors 0.1uF to Device | Timus umerenual pair lines laine 2. |
| Note: Level shifters must be implemented on the carrier board for this signal in order to be compliant with the HDMI Specification | HDMI_CTRL_CLK (SDVO_CTRL_CLK) | 152 | I/O OD CMOS | 3.3V/3.3V | PU 4.7K to 3.3V | | |
| DMI_HPD# 153 I CMOS 3.3V/3.3V PD 1M and Connect to device Hot Plug Detect Hot plug detection signal that serves as an interrupt request. | HDMI_CTRL_DAT (SDVO_CTRL_DAT) | 150 | I/O OD CMOS | 3.3V/3.3V | PU 4.7K to 3.3V | | |
| | HDMI_HPD# | 153 | I CMOS | 3.3V/3.3V | | PD 1M and Connect to device Hot Plug Detect | Hot plug detection signal that serves as an interrupt request. |

| SPI Interface Signals | | | | | | |
|---------------------------|---------|----------------------------|--|----------------------|---|--|
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| Signal | F | гіі туре | rwi kali / folerance | Di 1-1 3700 Series | Carrier Board | beach poor |
| SPI_MOSI | 199 | O CMOS | 3.3V Suspend/3.3V | | Connect a series resistor 33 Ω to Carrier Board SPI Device SI pin | Master serial output/Slave serial input signal. SPI serial output data from Qseven module to the SPI device. |
| SPI_MISO | 201 | I CMOS | 3.3V Suspend/3.3V | | Connect a series resistor 33 Ω to Carrier Board SPI Device SO pin | Master serial input/Slave serial output signal. SPI serial input data from the SPI device to Qseven module. |
| SPI_SCK | 203 | O CMOS | 3.3V Suspend/3.3V | | Connect a series resistor 33 Ω to Carrier Board SPI Device SCK pin | SPI dock output. |
| SPI_CS0# | 200 | O CMOS | 3.3V Suspend/3.3V | | Connect a series resistor 33 Ω to Carrier Board SPI Device CS# pin | SPI chip select 0 output. |
| CAN Bus Interface Signals | - | | * | <u> </u> | | |
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| J.g.i.u. | | | T W Rail / Foldrailed | DI I I D/ GO DEI IES | | |
| CAN0_TX | 129 | O CMOS | 3.3V/3.3V | | | CAN (Controller Area Network) TX output for CAN Bus channel 0. In order to connect a CAN controller device to the Qeeven module's CAN bus it is necessary to add transceiver hardware to the carrier board. |
| CANO_RX | 130 | I CMOS | 3.3V/3.3V | | | RX input for CAN Bus channel 0. In order to connect a CAN controller device to the Qseven module's CAN bus it is necessary to add transceiver hardware to the carrier board. |
| Power Control Signals | | | | | | |
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| o.gu. | | туре | Kaii / Tolerance | 5.1.5700 Selles | | articles species |
| PWGIN | 26 | I CMOS | 5V/5V | | | High active input for the Qseven(® module indicates that all power rails located on the carrier board are ready for use. |
| PWRBTN# | 20 | I CMOS | 3.3V Standby | | | Power Button: Low active power button input. This signal is triggered on the falling edge. |
| Power Management Signals | | 1 | | ' | I. | |
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| | | | ,, | | | |
| RSTBTN# | 28 | I CMOS | 3.3V/3.3V | | | Reset button input. This input may be driven active low by an external circuitry to reset the Qseven module. |
| BATLOW# | 27 | I CMOS | 3.3V Suspend/3.3V | | | Battery low input. This signal may be driven active low by external circuitry to signal that the system battery is low or may be used to signal some other external battery management event. |
| WAKE# | 17 | I CMOS | 3.3V Suspend/3.3V | | | External system wake event. This may be driven active low by external circuitry to signal an external wake-up event. |
| SUS_STAT# | 19 | O CMOS | 3.3V Suspend/3.3V | | | Suspend Status: indicates that the system will be entering a low power state soon. |
| SUS_S3# | 18 | O CMOS | 3.3V Suspend/3.3V | | | S3 State: This signal shuts off power to all runtime system components that are not maintained during S3 (Suspend to Ram), S4 or S5 states. The signal SUS_S3# is necessary in order to support the optional S3 cold power state. |
| SUS_S5# | 16 | O CMOS | 3.3V Suspend/3.3V | | | SS State: This signal indicates S4 or S5 (Soft Off) state. |
| SLP_BTN# | 21 | I CMOS | 3.3V Suspend/3.3V | | | Sleep button. Low active signal used by the ACPI operating system to transition the system into sleep state or to wake it up again. This signal is triggered on falling edge. |
| LID_BTN# | 22 | I CMOS | 3.3V Suspend/3.3V | | | LID button. Low active signal used by the ACPI operating system to detect a LID switch and to bring system into sleep state or to wake it up again. Open/Close state may be software configurable. |
| Miscellaneous Signals | | | | | | |
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| | | | • | | | |
| WDTRIG# | 70 | I CMOS | 3.3V/3.3V | | | Watchdog trigger signal. This signal restarts the watchdog timer of the Qseven module on the falling edge of a low active pulse. |
| WDOUT | 72 | O CMOS | 3.3V/3.3V | | | Watchdog event indicator. High active output used for signaling a missing watchdog trigger. Will be deasserted by software, system reset or a system power down. |
| I2C_CLK | 66 | I/O OD CMOS | 3.3V/3.3V | PU 4.7K to 3.3V | | Clock line of I ² C bus. |
| I2C_DAT | 68 | I/O OD CMOS | 3.3V/3.3V | PU 4.7K to 3.3V | | Data line of P2C bus. |
| SMB_CLK SMB_DAT | 60 | I/O OD CMOS I/O OD CMOS | 3.3V Suspend/3.3V 3.3V Suspend/3.3V | PU 4.7K to 3.3V | | Clock line of System Management Bus. Data line of System Management Bus. |
| SMB_DAT SMB_ALERT# | 64 | O CMOS | 3.3V Suspend/3.3V 3.3V/3.3V | PU 4.7K to 3.3V | | System Management Bus Alert input. This signal may be driven low by SMB devices to signal an event on the SM Bus. |
| | | | - | | | |
| SPKR/GP_PWM_OUT2 | 194 | O CMOS | 3.3V/3.3V | | | Primary functionality is output for audio enunciator, the speaker in PC AT systems. When not in use for this primary purpose it can be used as General Purpose PWM Output. |
| BIOS_DISABLE#/BOOT_ALT# | 41 | I CMOS | 3.3V/3.3V | PU 10K to 3.3V | | Module BIOS disable input signal. Pull low to disable module's on-board BIOS. Allows off-module BIOS implementations. This signal can also be used to disable standard boot firmware flash device and enable an alternative boot firmware source, for example a boot loader. |
| RSVD | 56,124, | NC. | | | | Do not connect |

| Manufacturing Signals | | | | | | |
|-----------------------------------|---|----------|-----------------------|--------------------|---------------|--|
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| | | | | | | |
| MFG_NC0 | 207 | I CMOS | 3.3V/3.3V | | | This pin is reserved for manufacturing and debugging purposes. May be used as JTAG_TCK signal for boundary scan purposes during production or as a vendor specific control signal. When used as a vendor specific control signal the multiplexer must be controlled by the MFG_NC4 signal. |
| MFG_NC1 | 209 | O CMOS | 3.3V/3.3V | | | This pin is reserved for manufacturing and debugging purposes. May be used as TMAC_TIO signal for boundary scan purposes during production. May also be used, via a multiplexer, as a UART_TX signal to connect a simple UART for firmware and boot loader implementations. In this case the multiplexer must be controlled by the MFG_NC4 signal. |
| MFG_NC2 | 208 | I CMOS | 3.3V/3.3V | | | This pin is reserved for manufacturing and debugging purposes. May be used as TIAC_TID signal for boundary scan purposes during production. May also be used, via a multiplexer, as a UART_RX signal to connect a simple UART for firmware and boot loader implementations. In this case the multiplexer must be controlled by the MFG_MC4 signal. |
| MFG_NC3 | 210 | I CMOS | 3.3V/3.3V | | | This pin is reserved for manufacturing and debugging purposes. May be used as TIAG TIMS signal for boundary scan purposes during production. May also be used, via a multiplexer, as vendor specific BOOT signal for firmware and boot loader implementations. In this case the multiplexer must be controlled by the MFG_NC4 signal. |
| MFG_NC4 | 204 | I CMOS | 3.3V/3.3V | | | This pin is reserved for manufacturing and debugging purposes. May be used as JTAG_TRST# signal for boundary scan purposes during production. May also be used as control signal for a multiplexer circuit on the module enabling secondary function for MFG_NCO.3 (JTAG/UART). When MFG_NCA is high active it is being used for JTAG purposes. When MFG_NCA is low active it is being used for UART purposes. |
| Thermal Management Signals | | | | | | |
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| Signal | r | ги туре | rwi kali / folerance | Di 1-1 3700 Series | Carrier Board | Description |
| THRM# | 69 | I CMOS | 3.3V/3.3V | | | Thermal Alarm active low signal generated by the external hardware to indicate an over temperature situation. This signal can be used to initiate thermal throttling. |
| THRMTRIP# | 71 | O CMOS | 3.3V/3.3V | | | Thermal Trip indicates an overheating condition of the processor. If 'THRMTRIP#' goes active the system immediately transitions to the S5 State (Soft Off). |
| | - | | | | | |
| Fan Control Implementation Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| Signal | FIII# | РШ Туре | PWI Rail / Toleralice | Dr1-r3/00 Selles | Carrier Board | Description |
| FAN_PWMOUT/GP_PWM_OUT1 | 196 | o cmos | 3.3V/3.3V | | | Primary functionality is fan speed control. Uses the Pulse Width Modulation (PWM) technique to control the Fan's RPM based on the CPU's die temperature. When not in use for this primary purpose it can be used as General Purpose PWM Output. |
| FAN_TACHOIN/GP_TIMER_IN | 195 | I CMOS | 3.3V/3.3V | | | Primary functionality is fan tachometer input. When not in use for this primary purpose it can be used as General Purpose Timer Input. |
| Input Power Pins | | | | | | |
| Signal | Pin# | Pin Type | Pwr Rail /Tolerance | DFI-FS700 Series | Carrier Board | Description |
| | | | , , , , , , , | | | |
| VCC | 211-230 | Power | | | | Power Supply +5VDC ±5% |
| VCC_5V_SB | 205-206 | Power | | | | Standby Power Supply +5VDC ±5% |
| VCC_RTC | 193 | Power | | | | 3 V backup cell input. VCC_RTC should be connected to a 3V backup cell for RTC operation and storage register non-volatility in the absence of system power. (VCC_RTC = 2.4 - 3.3 V). |
| GND | 1-2, 23-25, 34, 39-40, 57-58, 73-74, 97-98, 117-118, 135-136, 141-142, 147-148, 159-160, 165-166, 183-184, | | | | | Power Ground. |


Installing FS700 Series onto a Carrier Board




Important:

The carrier board used in this section is for reference purpose only and may not resemble your carrier board. These illustrations are mainly to guide you on how to install FS700 Series onto the carrier board of your choice.


 Note the key on the MXM connector. The key ensures that FS700 module can be plugged into the connector in one direction only.



Grasping the FS700 module by its edges, align it into the MXM connector at an angle of approximately 45 degrees. The FS700 module must be installed into the MXM connector on the carrier board without any gap between the MXM connector and the gold finger.



3. Press the FS700 module down and use the 4 mounting screws provided to secure it to the carrier board in position before you operate the system unit.



17




Important:

If you do not follow the correct installation steps above, it will cause severe damage to the board and the system operation.


Example 1.

The FS700 module is installed into the MXM connector on the carrier board directly.




Example 2.

The FS700 module is installed into the MXM connector on the carrier board without aligning the key.



Jumper Setting

Boot Device Select



Switch is designed to select the device to boot the system.