

# **Approval Sheet**

Customer	
Product Number	M4C0-8GS1LWSJ
Module speed	PC4-2400
Pin	288 pin
CI-tRCD-tRP	17-17-17
Operating Temp	-40℃~85℃
Date	9 <sup>th</sup> November 2021

# The Total Solution For Industrial Flash Storage



### 1. Features

### **Key Parameter**

Industry	Speed Data Rate MT/s		S	CL	tRCD	tRP	
Nomenclature	Grade	CL=13	CL=15	CL=17	OL.	INCD	IKP
PC4-2400	S	1866	2133	2400	17	17	17

- JEDEC Standard 288-pin Dual In-Line Memory Module
- Intend for PC4-2400 applications
- Inputs and Outputs are SSTL-12 compatible
- VDD=VDDQ= 1.2 Volt (1.14V~1.26V)
- VPP=2.5 Volt (2.375V~2.75V)
- VDDSPD=2.2-3.6V
- Low-Power auto self-refresh (LPASR)
- SDRAMs have 16 internal banks for concurrent operation (4 Bank Group of 4 banks each)
- Normal and Dynamic On-Die Termination for data, strobe and mask signals.
- Data bus inversion (DBI) for data bus

- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the MRS
- Selectable BC4 or BL8 on-the fly (OTF)
- Gold Plating Thickness 30µ"
- · Fly-By topology
- Terminated control, command and address bus
- Programmable /CAS Latency:
   10,11,12,13,14,15,16,17,18
- On-die VREFDQ generation and Calibration
- Temperature Sensor with SPD EEPROM
- RoHS and Halogen free (Section 11)
- ECC Function



# 2. Ordering Information

DDR4 W/T ECC UDIMM									
Part Number	Density	Speed	DIMM	Number of	Number	ECC			
Part Number	Density	Speed	Organization	DRAM	of rank	ECC			
M4C0-8GS1LWSJ	8GB	PC4-2400	1Gx72	9	1	Y			



# Pin Configurations (Front side/Back side)

### DDR4 ECC UDIMM

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	NC	145	NC	37	VSS	181	DQ29	73	VDD	217	VDD	109	VSS	253	DQ41
2	VSS	146	VREFCA	38	DQ24	182	VSS	74	CK0_t	218	CK1_t	110	DM5_n/ DBI5_n,NC	254	VSS
3	DQ4	147	VSS	39	VSS	183	DQ25	75	CK0_c	219	CK1_c	111	NC	255	DQS5_
4	VSS	148	DQ5	40	DM3_n/ DBI3_n,NC	184	VSS	76	VDD	220	VDD	112	vss	256	DQS5
5	DQ0	149	vss	41	NC	185	DQS3_c	77	VTT	221	VTT	113	DQ46	257	vss
6	VSS	150	DQ1	42	vss	186	DQS3_t	78	EVENT_n,NF	222	PARITY	114	vss	258	DQ47
7	DM0_n/ DBI0_n	151	vss	43	DQ30	187	vss	79	A0	223	VDD	115	DQ42	259	VSS
8	NC	152	DQS0_c	44	vss	188	DQ31	80	VDD	224	BA1	116	vss	260	DQ43
9	VSS	153	DQS0_t	45	DQ26	189	vss	81	BA0	225	A10/AP	117	DQ52	261	VSS
10	DQ6	154	vss	46	vss	190	DQ27	82	RAS_n /A16	226	VDD	118	vss	262	DQ53
11	VSS	155	DQ7	47	CB4/NC	191	VSS	83	VDD	227	NC	119	DQ48	263	VSS
12	DQ2	156	VSS	48	VSS	192	CB5,NC	84	CS0_n	228	WE_n/ A14	120	VSS	264	DQ49
13	VSS	157	DQ3	49	CB0/NC	193	VSS	85	VDD	229	VDD	121	DM6_n/ DBI6_n	265	VSS
14	DQ12	158	VSS	50	VSS	194	CB1,NC	86	CAS_n/ A15	230	NC	122	NC	266	DQS6
15	VSS	159	DQ13	51	DM8_n/ DBI8_n.NC	195	VSS	87	ODT0	231	VDD	123	VSS	267	DQS6
16	DQ8	160	vss	52	NC	196	DQS8_c	88	VDD	232	A13	124	DQ54	268	vss
17	VSS	161	DQ9	53	vss	197	DQS8_t	89	CS1_n	233	VDD	125	vss	269	DQ5
18	DM1_n/ DBI1_n,NC	162	vss	54	CB6 DBI8_n,NC	198	VSS	90	VDD	234	NC	126	DQ50	270	VSS
19	NC	163	DQS1_c	55	VSS	199	CB7,NC	91	ODT1	235	NC	127	VSS	271	DQ51
20	VSS	164	DQS1_t	56	CB2/NC	200	VSS	92	VDD	236	VDD	128	DQ60	272	VSS
21	DQ14	165	VSS	57	VSS	201	CB3,NC	93	NC	237	NC	129	VSS	273	DQ6
22	VSS	166	DQ15	58	RESET_n	202	VSS	94	VSS	238	SA2	130	DQ56	274	VSS
23	DQ10	167	VSS	59	VDD	203	CKE1	95	DQ36	239	VSS	131	VSS	275	DQ57
24	VSS	168	DQ11	60	CKE0	204	VDD	96	VSS	240	DQ37	132	DM7_n/ DBI7_n,NC	276	VSS
25	DQ20	169	vss	61	VDD	205	NC	97	DQ32	241	VSS	133	NC	277	DQS7
26	VSS	170	DQ21	62	ACT_n	206	VDD	98	VSS	242	DQ33	134	VSS	278	DQS7
27	DQ16	171	VSS	63	BG0	207	BG1	99	DM4_n/ DBI4_n,NC	243	VSS	135	DQ62	279	VSS
28	VSS	172	DQ17	64	VDD	208	ALERT_n	100	NC	244	DQS4_c	136	VSS	280	DQ63
29	DM2_n/ DBI2_n,NC	173	VSS	65	A12/BC_n	209	VDD	101	VSS	245	DQS4_t	137	DQ58	281	VSS
30	NC	174	DQS2_c	66	A9	210	A11	102	DQ38	246	VSS	138	VSS	282	DQ59
31	VSS	175	DQS2_t	67	VDD	211	A7	103	VSS	247	DQ39	139	SA0	283	VSS
32	DQ22	176	VSS	68	A8	212	VDD	104	DQ34	248	VSS	140	SA1	284	VSSSF
33	VSS	177	DQ23	69	A6	213	A5	105	VSS	249	DQ35	141	SCL	285	SDA
34	DQ18	178	VSS	70	VDD	214	A4	106	DQ44	250	VSS	142	VPP	286	VPP
35	VSS	179	DQ19	71	А3	215	VDD	107	VSS	251	DQ45	143	VPP	287	VPP
36	DQ28	180	VSS	72	A1	216	A2	108	DQ40	252	VSS	144	NC	288	VPP

NC = No Connect, RFU = Reserved for Future Use
 Address A17 is only valid for 16 Gb x4 based SDRAMs.
 RAS\_n is a multiplexed function with A16.
 CAS\_n is a multiplexed function with A15.
 WE\_n is a multiplexed function with A14.



## 4. Architecture

### Pin Definition

Pin Name	Description	Pin Name	Description
A0-A17 <sup>1</sup>	SDRAM address bus	SCL	I <sup>2</sup> C serial bus clock for SPD/TSE
BAO, BA1	SDRAM bank select	SDA	I <sup>2</sup> C serial bus data line for SPD/TSE
BG0, BG1	SDRAM bank group select	SA0-SA2	I <sup>2</sup> C slave address select for SPD/TSE
RAS_n <sup>2</sup>	SDRAM row address strobe	PARITY	SDRAM parity input
CAS_n <sup>3</sup>	SDRAM column address strobe	VDD	SDRAM I/O & core power supply
WE_n <sup>4</sup>	SDRAM write enable	C0, C1,C2	Chip ID lines
CSO_n, CS1_n	DIMM Rank Select Lines	12 V	Optional power Supply on socket but not used on UDIMM
CKEO, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply
ODTO, ODT1	SDRAM on-die termination control lines	VSS	Power supply return (ground)
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM ALERT_n
CB0-CB7	DIMM ECC check bits (for x72 module)	VPP	SDRAM Supply
TDQS0 t-TDQS8 t	Dummy loads for mixed populations of x4		
	based and x8 based RDIMMs.		
TDQS0_c-TDQS8_c	Not used on UDIMMs.		
DOCO + DOCO +	SDRAM data strobes		
DQS0_t–DQS8_t	(positive line of differential pair)		
DOSO 6 DOSO 6	SDRAM data strobes	DECET n	Set DRAMs to a Known State
DQS0_c–DQS8_c	(negative line of differential pair)	KESET_II	Set DRAIMS to a Known State
DM0_n-DM8_n,	SDRAM data masks/data bus inversion	CV/CNT to	CDD sizes a thormal quant has accurred
DBI0_n-DBI8_n	(x8-based x72 DIMMs)	EAFINI TII	SPD signals a thermal event has occurred.
CVO + CV1 +	SDRAM clocks	VTT	SDRAMI/O termination supply
CK0_t, CK1_t	(positive line of differential pair)	VII	SDRAM I/O termination supply
CKO c, CK1 c	SDRAM clocks	RFU	Reserved for future use
CNU_C, CN1_C	(negative line of differential pair)	NFU	Reserved for ruture use

Note 1 Address A17 is not valid for x8 and x16 based SDRAMs. For UDIMMs this connection pin is NC.

**Note 2** RAS\_n is a multiplexed function with A16.


Note 3 CAS\_n is a multiplexed function with A15.

Note 4 WE\_n is a multiplexed function with A14.



### 5. Function Block Diagram:

- (8GB, 1 Rank 1Gx8 DDR4 SDRAMs)



Note: 1. The ZQ ball on each DDR4 component is connected to an external  $240\Omega \pm 1\%$  resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



# 6. SDRAM Absolute Maximum Ratings

Symbol	Pa	arameter	Rating	Units	Note
_	On a setting Tanana set us	Operating Temp.	-40 to 85	°C	1,2
T <sub>OPER</sub>	Operation Temperature	Extended Temp.	85 to 95	°C	1,3
T <sub>STG</sub>	Storage Temperature		-55 to 100	°C	4,5
V <sub>IN,</sub> V <sub>OUT</sub>	Voltage on any pins rela	tive to Vss	-0.3 to +1.5	V	4
V <sub>DD</sub>	Voltage on VDD supply	relative to Vss	-0.3 to +1.5	V	4,6
V <sub>DDQ</sub>	Voltage on VDDQ suppl	y relative to Vss	-0.3 to +1.5	V	4,6

### Note:

- 1) Operating Temperature TOPER is the case surface temperature on the center/top side of the DRAM.
- The Industrial Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation,
   the DRAM case temperature must be maintained between -40-85°C under all operating conditions.
- 3) Some applications require operation of the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
- a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9us.
- b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b), in this case IDD6 current can be increased around 10~20% than normal Temperature range.
- 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV



# 7. Operating Condition

Symbol	Parameter	Min	Nom	Мах	Units	Notes
VDD	Supply Voltage	1.14	1.2	1.26	V	1
VPP	DRAM activating power supply	2.375	2.5	2.75	V	2
VREFCA(DC)	Input reference voltage command/ address bus	0.49 x VDD	0.5 x VDD	0.51 x VDD	V	3
Vтт	Termination Voltage	0.49 × VDD	0.5 × VDD	0.51 × VDD	V	4

### Note:

- 1. VDDQ tracks with VDD; VDDQ and VDD are tied together.
- VPP must be greater than or equal to VDD at all times.
- 3. VREFCA must not be greater than 0.6 x VDD. When VDD is less than 500mV, VREF may be less than or equal to 300mV.
- 4. VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.



# 8. Operating, Standby, and Refresh Currents

- 8GB ECC UDIMM (1 Rank 1Gx8 DDR4 SDRAMs)

Curre le al	Dranged Conditions	Va	lue	l luite
Symbol	Proposed Conditions	IDD Max.	IPP Max.	Units
	Operating One Bank Active-Precharge Current (AL=0)CKE: High; External clock: On; tCK,			
	nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n:			
	Highbetween ACT and PRE; Command, Address, Bank Group Address, Bank Address			
IDD0	Inputs: partially toggling; Data IO: VDDQ; DM_n:stable at 1; Bank Activity: Cycling with one	279	36	mA
	bank active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2;ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for			
	detail pattern			
IDD0A	Operating One Bank Active-Precharge Current (AL=CL-1)	306	36	mA
IDDUA	AL = CL-1, Other conditions: see IDD0	300	30	ША
	Operating One Bank Active-Read-Precharge Current (AL=0)CKE: High;			
	External clock: On; tCK, nRC, nRAS, nRCD, CL: Refer to Component		36	
	Datasheet for detail pattern; BL: 81; AL: 0; CS_n: Highbetween ACT, RD and			
IDD4	PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data	405		A
IDD1	IO: partially toggling; DM_n: stableat 1; Bank Activity: Cycling with one bank	405		mA
	active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component			
	Datasheet for detail pattern			
IDDIA	Operating One Bank Active-Read-Precharge Current (AL=CL-1)	400	0.0	
IDD1A	AL = CL-1, Other conditions: see IDD1	432	36	mA
	Precharge Standby Current (AL=0)CKE: High; External clock: On; tCK, CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at			
IDDON	1; Command,Address, Bank Group Address, Bank Address Inputs: partially	007	07	A
IDD2N	toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banksclosed;	207	27	mA
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0;			
	Pattern Details: Refer to Component Datasheet for detail pattern			
IDDS	Precharge Standby Current (AL=CL-1)	06.4	07	
IDD2NA	AL = CL-1, Other conditions: see IDD2N	234	27	mA



	Precharge Standby ODT Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank			
IDD2NT	Group Address, Bank Address Inputs: partially toggling; Data IO: VSSQ;	234	27	mA
	DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: toggling according; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
IDDONII	Precharge Standby Current with CAL enabled	450	07	A
IDD2NL	Same definition like for IDD2N, CAL enabled3	153	27	mA
JDD 4110	Precharge Standby Current with Gear Down mode enabled	007	0.7	٥
IDD2NG	Same definition like for IDD2N, Gear Down mode enabled3	207	27	mA
	Precharge Standby Current with DLL disabled			_
IDD2ND	Same definition like for IDD2N, DLL disabled3	189	27	mA
	Precharge Standby Current with CA parity enabled			_
IDD2N_par	Same definition like for IDD2N, CA parity enabled3	216	27	mA
	Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: Refer			
	to Component Datasheet for detail pattern; BL: 81; AL:0; CS_n: stable at 1;	144	27	
	Command, Address, Bank Group Address, Bank Address Inputs: stable at 0;			_
IDD2P	Data IO: VDDQ; DM_n: stable at 1;			mA
	Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0			
	Precharge Quiet Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
IDD2Q	Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:	189	27	mA
	VDDQ; DM_n: stable at 1;Bank Activity: all banks closed;			
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
	Active Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
	Address, Bank Group Address, Bank Address Inputs: partially toggling; Data			
IDD3N	IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks	324	27	mA
	open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable			
	at 0; Pattern Details:Refer to Component Datasheet			
	for detail pattern			



IDD3NA Active Standby Current (AL=CL-1) AL = CL-1, Other conditions: see IDD3N  Active Power-Down Current CKE: Low; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDD0; DM, n: stable at 1; Bank Activity; all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Read Current with Read DBI Read DBI Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Read Current with Read DBI Read DBI Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks:  0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2: ODT Signal: stable at HIGH: Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Write DBI enabled3, Other conditio					
Active Power-Down Current CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0.0,1,1,2,2; Output Buffer and RTT: Enabled in Mode Registers2: ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; OM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2; Output Buffer and RTT: Enabled in Mode Registers2: ODT Signal: stable at HiGH; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA IDD4WB Operating Burst Write Current (KL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (KL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI  BD4WB	IDD3NA	Active Standby Current (AL=CL-1)	342	27	mA
CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA  IDD4RB  Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HiG4P, Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA  IDD4WB  IDD4WB  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI		AL = CL-1, Other conditions: see IDD3N			
detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Address Inputs: stable at 0  Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0.0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA  Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA  IDD4WB  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI  DD4WB  Operating Burst Write Current with Write DBI		Active Power-Down Current			
IDD3P   Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open;    Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0   Operating Burst Read Current   CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD;   Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern		CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for			
Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:  VDDO; DM, n: stable at 1; Bank Activity: all banks open;  Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0  Operating Burst Read Current  CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD;  Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2;  ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA  IDD4RA  Operating Burst Read Current (AL=CL-1)  AL = CL-1, Other conditions: see IDD4R  Operating Burst Read Current with Read DBI  Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current  CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n; High between WR;  Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM.n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks:  0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT  Signal: stable at HIGH; Pattern Details: Refer to Component  Datasheet for detail pattern  IDD4WA  Operating Burst Write Current (AL=CL-1)  AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  BD4WB  Operating Burst Write Current with Write DBI  Operating Burst Write Current with Write DBI	IDD3P	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,	198	27	mΑ
Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0  Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0, CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA  IDD4RA  Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks:  0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current (MI-CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  DD4WB	15501	Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:	100	2,	1117
Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD: Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity; all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA  IDD4RA  Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA  IDD4WA  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current (ML=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  Band DB4 Band DB4 Band Band Band Band Band Band Band Band		VDDQ; DM_n: stable at 1; Bank Activity: all banks open;			
CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD: Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA  IDD4RA  Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern; Datasheet for detail pattern; Datasheet for detail pattern  IDD4WA  IDD4WA  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current (ML=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  Band Datasheet for detail pattern		Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0.1,1.2,2,; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA  IDD4RA  Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA  IDD4WA  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current (ML=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  Operating Burst Write Current with Write DBI		Operating Burst Read Current			
Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA  Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks:  0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  Operating Burst Write Current with Write DBI		CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Detailis: Refer to Component Datasheet for detail pattern  IDD4RA  IDD4RA  Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Read Current with Read DBI Read DBI Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks:  0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HiGH; Pattern Details: Refer to Component Datasheet for detail pattern  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  IDD4WB  Operating Burst Write Current with Write DBI		detail pattern; BL: 82; AL: 0; CS_n: High between RD;			
IDD4R  data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA  IDD4RA  Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  810 27 mA		Command, Address, Bank Group Address, Bank Address Inputs: partially			
data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  IDD4RB Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI  810 27 mA	10040	toggling ; Data IO: seamless read data burst with different	000	07	٥
banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA  Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  810 27 mA	IDD4R	data between one burst and the next one according; DM_n: stable at 1; Bank	963	27	mA
ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R  Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI  810 27 mA		Activity: all banks open, RD commands cycling through			
Component Datasheet for detail pattern    IDD4RA		banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2;			
IDD4RA		ODT Signal: stable at 0; Pattern Details: Refer to			
IDD4RA AL = CL-1, Other conditions: see IDD4R  Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  IDD4WB  Read DBI surst Write Current with Write DBI  ### AB 27 mA		Component Datasheet for detail pattern			
AL = CL-1, Other conditions: see IDD4R  Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  IDD4WB  Read DBI 27 mA  mA  27 mA	IDD 4D 4	Operating Burst Read Current (AL=CL-1)	000	07	A
IDD4RB Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI	IDD4KA	AL = CL-1, Other conditions: see IDD4R	999	21	mA
Read DBI enabled3, Other conditions: see IDD4R  Operating Burst Write Current  CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR;  Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks:  0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component  Datasheet for detail pattern  Operating Burst Write Current (AL=CL-1)  AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  IDD4WB  Operating Burst Write Current with Write DBI  Operating Burst Write Current with Write DBI	IDDADD	Operating Burst Read Current with Read DBI	004	07	A
CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR;  Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks:  0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  810 27 mA	IDD4RB	Read DBI enabled3, Other conditions: see IDD4R	981	21	mA
detail pattern; BL: 81; AL: 0; CS_n: High between WR;  Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks:  0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  810 27 mA		Operating Burst Write Current			
Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks:  0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  IDD4WA  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  Operating Burst Write Current with Write DBI  Ratio 27 mA		CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  Bank Activity: all 801 27 mA  and 801 27 mA  MA  Pattern Details: Refer to Component Bank Activity: all 801 801 801 801 801 801 801 801 801 801		detail pattern; BL: 81; AL: 0; CS_n: High between WR;			
data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks:  0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  IDD4WB  Registers2; ODT 846 27 mA		Command, Address, Bank Group Address, Bank Address Inputs: partially			
data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks:  0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component  Datasheet for detail pattern  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  IDD4WB  R46  27  mA	100 000	toggling; Data IO: seamless write data burst with different	004	07	٥
O,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  IDD4WB  810 27 mA	IDD4W	data between one burst and the next one; DM_n: stable at 1; Bank Activity: all	801	27	MΑ
Signal: stable at HIGH; Pattern Details: Refer to Component  Datasheet for detail pattern  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  IDD4WB  810 27 mA		banks open, WR commands cycling through banks:			
Datasheet for detail pattern  Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  IDD4WB  846 27 mA  847 mA		0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT			
IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  IDD4WB 846 27 mA		Signal: stable at HIGH; Pattern Details: Refer to Component			
IDD4WA  AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  IDD4WB  846  27  mA  847  848  27  mA		Datasheet for detail pattern			
AL = CL-1, Other conditions: see IDD4W  Operating Burst Write Current with Write DBI  IDD4WB  810  27  mA	IDD NOT	Operating Burst Write Current (AL=CL-1)	0.46	07	
IDD4WB 810 27 mA	IDD4WA	AL = CL-1, Other conditions: see IDD4W	846	2/	mΑ
		Operating Burst Write Current with Write DBI	2.5		
francisco de la companya de la comp	IDD4WB	Write DBI enabled3, Other conditions: see IDD4W	810	27	mA



1				
IDD4WC	Operating Burst Write Current with Write CRC	747	27	mA
	Write CRC enabled3, Other conditions: see IDD4W			
IDD4W_par	Operating Burst Write Current with CA Parity	891	27	mA
1884V_pai	CA Parity enabled3, Other conditions: see IDD4W	001	21	
	Burst Refresh Current (1X REF)			
	CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet			
	for detail pattern; BL: 81; AL: 0; CS_n: High between			
IDD5B	REF; Command, Address, Bank Group Address, Bank Address Inputs: partially	1791	162	mA
ІДДЗВ	toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank	1791	102	IIIA
	Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
	Burst Refresh Current (2X REF)			
IDD5F2	tRFC=tRFC_x2, Other conditions: see IDD5B	1251	135	mA
IDD5E4	Burst Refresh Current (4X REF)	4050	400	A
IDD5F4	tRFC=tRFC_x4, Other conditions: see IDD5B	1053	126	mA
	Self Refresh Current: Normal Temperature Range			
	TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE:			
	Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer			
IDD6N	to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command,	207	36	mA
	Address, Bank Group Address, Bank Address, Data IO:			
	High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer			
	and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL			
	Self-Refresh Current: Extended Temperature Range)			
	TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE:			
	Low; External clock: Off; CK_t and CK_c: LOW; CL:			
IDDAE	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n,	200	45	A
IDD6E	Command, Address, Bank Group Address, Bank Address, Data	306	45	mA
	IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh			
	operation; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: MID-LEVEL			
	•			



	Self-Refresh Current: Reduced Temperature Range			
	TCASE: 0 - 45 °C; Low Power Array Self Refresh (LP ASR) : Reduced4; CKE:			
	Low; External clock: Off; CK_t and CK_c#: LOW; CL: see			
IDD6R	Table 34 on p age 37; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group	144	45	mA
	Address, Bank Address, Data IO: High; DM_n:stable at			
	1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer			
	and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL			
	Auto Self-Refresh Current			
	TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Auto4;CKE: Low;			
	External clock: Off; CK_t and CK_c#: LOW; CL: see			
IDD6A	Table 34 on p age 37; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group	198	45	mA
	Address, Bank Address, Data IO: High; DM_n:stable at			
	1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled			
	in Mode Registers2; ODT Signal: MID-LEVEL			
	Operating Bank Interleave Read Current			
	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL:			
	CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group			
IDD7	Address, Bank Address Inputs: partially toggling; DataIO: read data bursts with	1287	81	mA
1007	different data between one burst and the next one; DM_n: stable at 1; Bank	1201	01	ША
	Activity: two times interleaved cycling			
	through banks (0, 1,7) with different addressing; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern			
	Details: Refer to Component Datasheet for detail pattern			
IDD8	Maximum Power Down Current TBD	99	27	mA



9. Timing Parameters

Clock Timing				
	Complete	NAINI	MAY	Linita
Parameter	Symbol	MIN	MAX	Units
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	20	ns
Average Clock Period	tCK(avg)	0.833	<0.938	ns
Average high pulse width	tCH(avg)	0.48	0.52	tCK(avg)
Average low pulse width	tCL(avg)	0.48	0.52	tCK(avg)
Absolute Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min_ to t	tCK(avg)m ax + tJIT(per)m ax_tot	tCK(avg)
Absolute clock HIGH pulse width	tCH(abs)	0.45	-	tCK(avg)
Absolute clock LOW pulse width	tCL(abs)	0.45	-	tCK(avg)
Clock Period Jitter- total	JIT(per)_tot	-42	42	ps
Clock Period Jitter- deterministic	JIT(per)_dj	-21	21	ps
Clock Period Jitter during DLL lock-ing period	tJIT(per, lck)	-33	33	ps
Cycle to Cycle Period Jitter	tJIT(cc)_to-tal	83		ps
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	67		ps
Cumulative error across 2 cycles	tERR(2per)	-61	61	ps
Cumulative error across 3 cycles	tERR(3per)	-73	73	ps
Cumulative error across 4 cycles	tERR(4per)	-81	81	ps
Cumulative error across 5 cycles	tERR(5per)	-87	87	ps
Cumulative error across 6 cycles	tERR(6per)	-92	92	ps
Cumulative error across 7 cycles	tERR(7per)	-97	97	ps



Cumulative error across 8 cycles	tERR(8per)	-101	101	ps
Cumulative error across 9 cycles	tERR(9per)	-104	104	ps
Cumulative error across 10 cycles	tERR(10per)	-107	107	ps
Cumulative error across 11 cycles	tERR(11per)	-110	110	ps
Cumulative error across 12 cycles	tERR(12per)	-112	112	ps
Cumulative error across 13 cycles	tERR(13per)	-114	114	ps
Cumulative error across 14 cycles	tERR(14per)	-116	116	ps
Cumulative error across 15 cycles	tERR(15per)	-118	118	ps
Cumulative error across 16 cycles	tERR(16per)	-120	120	ps
Cumulative error across 17 cycles	tERR(17per)	-122	122	ps
Cumulative error across 18 cycles	tERR(18per)	-124	124	ps
Cumulative error across n = 13, 14 49, 50 cycles	tERR(nper)	tERR(nper)max =	((1 + 0.68ln(n)) * total min) = ((1 + 0.68ln(n)) _total max)	ps
Command and Address setup time to CK_t, CK_c referenced to Vih(ac) / Vil(ac) levels	tIS(base)	62	-	ps
Command and Address setup time to CK_t, CK_c referenced to Vref levels	tIS(Vref)	162	-	ps
Command and Address hold time to CK_t, CK_c referenced to Vih(dc) / Vil(dc) levels	tIH(base)	87	-	ps
Command and Address hold time to CK_t, CK_c referenced	tIH(Vref)	162	-	ps



		1		
to Vref levels				
Control and Address Input	tIPW	410	-	ps
pulse width for each input				P-2
Command and Address Timing				
Parameter	Symbol	MIN	MAX	Units
CAS_n to CAS_n command	tCCD L	max(5 nCK,		nCK
delay for same bank group	iccb_t	5 ns)	-	IICK
CAS_n to CAS_n command	+CCD 5	4		nCK
delay for different bank group	tCCD_S	4	-	TICK
ACTIVATE to ACTIVATE		Max(4nCK,5.		
Command delay to different	tRRD_S(2K)		-	nCK
bank group for 2KB page size		3ns)		
ACTIVATE to ACTIVATE		Max(4nCK,3.		
Command delay to different	tRRD_S(1K)	3ns)	-	nCK
bank group for 2KB page size		5115)		
ACTIVATE to ACTIVATE				
Command delay to different	+DDD (/4/ 2//)	Max(4nCK,3.		CIV
bank group for 1/ 2KB page	tRRD_S(1/ 2K)	3ns)	-	nCK
size				
ACTIVATE to ACTIVATE		NAO. JAn CIV C		
Command delay to same bank	tRRD_L(2K)	Max(4nCK,6.	-	nCK
group for 2KB page size		4ns)		
ACTIVATE to ACTIVATE		NA/ACIV A		
Command delay to same bank	tRRD_L(1K)	Max(4nCK,4.	-	nCK
group for 1KB page size		9ns)		
ACTIVATE to ACTIVATE		Max(4nCK,4.		
Command delay to same bank	tRRD_L(1/ 2K)	9ns)	-	nCK
group for 1/2KB page size		נפווב		
Four activate window for 2KB	+EANA/ 21/	Max(28nCK,3		nc
page size	tFAW_2K	Ons)	-	ns
Four activate window for 1KB	+50/4/ 41/	Max(20nCK,2		
page size	tFAW_1K	1ns)	-	ns
Four activate window for	+FANAL 4/DH	Max(16nCK,1		
1/2KB page size	tFAW_1/2K	3ns)	-	ns
Delay from start of internal				
write transaction to internal	tWTR_S	max(2nCK,2.	-	
read com-mand for different		5ns)		



bank group				
Delay from start of internal write transaction to internal read com-mand for same bank group	tWTR_L	max(4nCK,7. 5ns)	-	
Internal READ Command to PRE-CHARGE Command delay	tRTP	max(4nCK,7. 5ns)	-	
WRITE recovery time	tWR	15	-	ns
Write recovery time when CRC and DM are enabled	tWR_CRC _DM	tWR+max (5nCK,3.75ns	-	ns
delay from start of internal write transaction to internal read com-mand for different bank group with both CRC and DM enabled	tWTR_S_C RC_DM	tWTR_S+ma x (5nCK,3.75ns	-	ns
delay from start of internal write transaction to internal read com-mand for same bank group with both CRC and DM enabled	tWTR_L_C RC_DM	tWTR_L+max (5nCK,3.75ns )	-	ns
DLL locking time	tDLLK	768	-	nCK
Mode Register Set command cycle time	tMRD	8	-	nCK
Mode Register Set command up-date delay	tMOD	max(24nCK,1 5ns)	-	
Multi-Purpose Register Recovery Time	tMPRR	1	-	nCK
Multi Purpose Register Write Re-covery Time	tWR_MPR	tMOD (min) + AL + PL	-	-
Auto precharge write recovery + precharge time	tDAL(min)	_	R + roundup ( tRP (avg))	nCK
DQ0 or DQL0 driven to 0 set-up time to first DQS rising edge	tPDA_S	0.5	-	UI
DQ0 or DQL0 driven to 0 hold time from last DQS fall-ing	tPDA_H	0.5	-	UI



edge				
CS_n to Command Address Late	ncy			
CS_n to Command Address Laten-cy	tCAL	5	-	nCK
DRAM Data Timing				
DQS_t,DQS_c to DQ skew, per group, per access	tDQ\$Q	-	0.16	tCK(avg) /2
DQ output hold time from DQS_t,DQS_c	tQH	0.78	-	tCK(avg) /2
Data Valid Window per device: tQH - tDQSQ for a device	tDVWd	0.64	-	UI
Data Valid Window per device, per pin: tQH - tDQSQ each device's out-put	tDVWp	0.72	-	UI
Data Strobe Timing				
DQS_t, DQS_c differential READ Preamble	tRPRE	0.9	-	tCK
DQS_t, DQS_c differential READ Postamble	tRPST	0.33	-	tCK
DQS_t,DQS_c differential output high time	tQSH	0.4	-	tCK
DQS_t,DQS_c differential output low time	tQSL	0.4	-	tCK
DQS_t, DQS_c differential WRITE Preamble	tWPRE	0.9	-	tCK
DQS_t, DQS_c differential WRITE Postamble	tWPST	0.33	-	tCK
DQS_t and DQS_c low-impedance time (Referenced from RL-1)	tLZ(DQS)	-330	175	ps
DQS_t and DQS_c high-impedance time (Referenced from RL+BL/2)	tHZ(DQS)	-	175	ps
DQS_t, DQS_c differential input low pulse width	tDQSL	0.46	0.54	tCK
DQS_t, DQS_c differential	tDQSH	0.46	0.54	tCK



input high pulse width				
DQS_t, DQS_c rising edge to	, DOSS	0.07	0.07	. 614
CK_t, CK_c rising edge (1 clock	tDQSS	-0.27	0.27	tCK
preamble)				
DQS_t, DQS_c falling edge				
setup time to CK_t, CK_c	tDSS	0.18	-	tCK
rising edge				
DQS_t, DQS_c falling edge				
hold time from CK_t, CK_c	tDSH	0.18	-	tCK
rising edge				
DQS_t, DQS_c rising edge				
output timing locatino from	tDQSCK (DLL On)	-175	175	ps
rising				
DQS_t, DQS_c rising edge				
output variance window per	tDQSCKI (DLL On)		290	ps
DRAM				
MPSM Timing				
Command path disable delay		tMOD(min) +		
upon MPSM entry	tMPED	tCPDED(min)	-	
Valid clock requirement after		tMOD(min) +		
MPSM entry	tCKMPE	tCPDED(min)	-	
Valid clock requirement	_			
before MPSM exit	tCKMPX	tCKSRX(min)		
Exit MPSM to commands not				
requiring a locked DLL	tXMP	txs(imin)		
Exit MPSM to commands		tXMP(min) +		
requiring a locked DLL	tXMPDLL	tXSDLL(min)		
		tlSmin +		
CS setup time to CKE	tMPX_S	tlHmin	-	
Calibration Timing				
Power-up and RESET				
calibration time	tZQinit	1024	-	nCK
Normal operation Full				
calibration time	tZQoper	512	-	nCK
Normal operation Short				
calibration time	tZQCS	128	-	nCK
Reset/Self Refresh Timing				
Reservaen Renesin Filling				



tXS  ABORT( min)  _FAST (min)  tXSDLL	max (5nCK,tRFC( min)+ 10ns)  tRFC(min)+1 0ns  tRFC4(min)+ 10ns  tRFC4(min)+ 10ns  tRFC4(min)+	-	
ABORT( min)  FAST (min)  tXSDLL	Ons  tRFC4(min)+  10ns  tRFC4(min)+  10ns  tDLLK(min)	-	
_FAST (min) tXSDLL	10ns  tRFC4(min)+  10ns  tDLLK(min)	-	
tXSDLL	10ns tDLLK(min)	-	
		-	
tCKESR	. 01/5/		
	tCKE(min)+1 nCK	-	
KESR_ PAR	tCKE(min)+ 1nCK+PL	-	
tCKSRE	max(5nCK,10	-	
KS-RE_PAR	max (5nCK,10ns) +PL	-	
	max(5nCK,10 ns)	-	
tCKSRX			
tCKSRX			
	tenony		



CKE minimum pulse width	tCKE	max (3nCK, 5ns)	-	
Canana and mana disable dalam	+00050	•		
Command pass disable delay	tCPDED	4	-	nCK
Power Down Entry to Exit	tPD	tCKE(min)	9*tREFI	
Timing				
Timing of ACT command to	tACTPDEN	2	_	nCK
Power Down entry	CACTI DEN	۷		HCK
Timing of PRE or PREA				
command to Power Down	tPRPDEN	2	-	nCK
entry				
Timing of RD/RDA command				
to Power Down entry	tRDPDEN	RL+4+1	-	nCK
Timing of WR command to				
Power Down entry (BL8OTF,	tWRPDEN	WL+4+(tWR/	_	nCK
BL8MRS, BC4OTF)	twkpden	tCK(avg))	-	HCK
· · · · · · · · · · · · · · · · · · ·				
Timing of WRA command to				_
Power Down entry (BL8OTF,	tWRAPDEN	WL+4+WR+1	-	nCK
BL8MRS, BC4OTF)				
Timing of WR command to	tWRP-BC4DEN	WL+2+(tWR/	_	nCK
Power Down entry (BC4MRS)		tCK(avg))		
Timing of WRA command to	tWRAP-BC4DEN	WL+2+WR+1		nCK
Power Down entry (BC4MRS)	(WRAF-BC4DLIN	VV L+2+VV N+1	-	HCK
Timing of REF command to	, DEEDDEN	2		O.
Power Down entry	tREFPDEN	2	-	nCK
Timing of MRS command to				
Power Down entry	tMRSPDEN	tMOD(min)	-	
PDA Timing				
Mode Register Set command		max(16nCK,1		
cycle time in PDA mode	tMRD_PDA	Ons)		
Mode Register Set command			<u> </u>	
up-date delay in PDA mode	tMOD_PDA	tM	OD	
ODT Timing				
Asynchronous RTT turn-on				
, delay (Power-Down with DLL	tAONAS	1.0	9.0	ns
frozen)	-	-	-	-
Asynchronous RTT turn-off				
delay (Power-Down with DLL	tAOFAS	1.0	9.0	ns
aciay (FOWEI-DOWII WILLI DLL				



frozen)				
RTT dynamic change skew	tADC	0.3	0.7	tCK(avg)
Write Leveling Timing				
First DQS_t/DQS_n rising edge				
af-ter write leveling mode is	tWLMRD	40	-	nCK
pro-grammed				
DQS_t/DQS_n delay after				
write lev-eling mode is	tWLDQSEN	25	-	nCK
programmed				
Write leveling setup time				
from rising CK_t, CK_c	ANA/I C	0.12		+CV/\
crossing to rising	tWLS	0.13	-	tCK(avg)
DQS_t/DQS_n crossing				
Write leveling hold time from				
rising DQS_t/DQS_n crossing	tWLH	0.13	-	tCK(avg)
to rising CK_t, CK_ crossing				
Write leveling output delay	tWLO	0	9.5	ns
Write leveling output error	tWLOE			ns
CA Parity Timing				
Commands not guaranteed to	+DA D. I I N. I N I O N / N I		PL	
be executed during this time	tPAR_UN-KNOWN	-	PL PL	
Delay from errant command	tPAR_ALER T_ON	_	PL+6ns	
to ALERT_n assertion	TRAN_ALLIN 1_ON	_	FLIONS	
Pulse width of ALERT_n signal	tpar alert pw	72	144	nCK
when asserted	TRAN_ALLIN I_FW	72	144	HCK
Time from when Alert is				
asserted till controller must				
start providing DES	tPAR_ALER T_RSP	-	64	nCK
commands in Persistent CA				
parity mode				
Parity Latency	PL	Ţ	5	nCK
CRC Error Reporting				
CRC error to ALERT_n latency	tCRC_ALER T	3	13	ns
CRC ALERT_n pulse width	CRC_ALER T_PW	6	10	nCK
trefi				
tRFC1 (min)	2Gb	160	-	ns




	4Gb	260	-	ns
	8Gb	350	-	ns
	16Gb	550	-	ns
	2Gb	110	-	ns
tRFC2 (min)	4Gb	160	-	ns
trrcz (IIIIII)	8Gb	260	-	ns
	16Gb	350	-	ns
	2Gb	90	-	ns
tRFC3 (min)	4Gb	110	-	ns
inres (IIIII)	8Gb	160	-	ns
	16Gb	260	-	ns



### 10. PACKAGE DIMENSION

- (8GB, 1 Rank 1Gx8 DDR4 base ECC UDIMM)



Note: All dimensions are in millimeters (mils) and should be kept within a tolerance of  $\pm 0.15$  (6), unless otherwise specified



### 11. RoHS Declaration

innodisk

# 宜鼎國際股份有限公司

Page 1/1

# **Innodisk Corporation**

Tel:(02)7703-3000 Internet: https://www.innodisk.com/

### ROHS 自我宣告書(RoHS Declaration of Conformity)

Manufacturer Products: All Innodisk EM FLASH, DRAM and EP products

- 一、 宜鼎國際股份有限公司(以下稱本公司)特此保證售予貴公司之所有產品,皆符合歐盟 2011/65/EU及(EU) 2015/863 關於 RoHS 之規範要求。 Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) and (EU) 2015/863 requirement.
- 二、 本公司同意因本保證書或與本保證書相關事宜有所爭議時,雙方宜友好協商,達成協議。
  Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.
- 三、 本公司聲明我們的產品符合 RoHS 指令的附件中(7a)、(7c-I)允許豁免。 We declare, our products permitted by the following exemptions specified in the Annex of the RoHS directive.
  - % (7a) Lead in high melting temperature type solders(i.e. lead-based alloys containing 85% by weight or more lead).
  - ※ (7C-I) Electrical and electronic components containing lead in a glass or ceramic other than dielectric ceramic in capacitors, e.g. piezoelectric devices, or in a glass or ceramic matrix compound.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
鉛 (Pb)	< 1000 ppm
汞 (Hg)	< 1000 ppm
鎬 (Cd)	< 100 ppm
六價鉻 (Cr 6+)	< 1000 ppm
多溴聯苯 (PBBs)	< 1000 ppm
多溴二苯醚 (PBDEs)	< 1000 ppm
鄰苯二甲酸二(2-乙基己基)酯 (DEHP)	< 1000 ppm
鄰苯二甲酸丁酯苯甲酯 (BBP)	< 1000 ppm
鄰苯二甲酸二丁酯 (DBP)	< 1000 ppm
鄰苯二甲酸二異丁酯 (DIBP)	< 1000 ppm

立 保 證 書 人 (Guarantor)

Company name 公司名稱: Innodisk Corporation 宜鼎國際股份有限公

Company Representative 公司代表人: Raudy Chien 簡川勝


Company Representative Title 公司代表人職稱: Chairman 董事長

Date 日期: <u>2020 / 03 / 03</u>





### 12. REACH Declaration



# 宜鼎國際股份有限公司

# Innodisk Corporation REACH Declaration

Tel:(02)7703-3000 Fax:(02) 7703-3555 Internet: https://www.innodisk.com/

Innodisk Corporation pursues its social responsibility for global environmental preservation by committing to be compliant with REACH regulation (REGULATION (EC) No 1907/2006). We hereby confirm that the product(s),

Scope: Flash Memory, DRAM Module and Embedded Peripherals Products.

- The standard products of **not listed in** the <u>Appendix2</u> meet the requirements of REACH SVHC regulations(SVHCs < 0.1% in Article), as described in the candidate list table currently including 219 substances and shown on the ECHA website. (http://echa.europa.eu/de/candidate-list-table).
- Contain(s) one or more hazardous substances or constituents exceeding 0.1 % by weight in article if not otherwise specified in candidate list table.
  Where the threshold value is exceeded, the substances in question are to be declared in accompanying. (SVHCs > 0.1% in Article).
- Comply with REACH Annex XVII.

### Guarantor

Company name 公司名稱: Innodisk Corporation 宜鼎國際設份有限公

Company Representative 公司代表人:/

Company Representative Title 公司代表人職稱: QA Manager 品保經理

Date 日期: 2021 / 07 / 12



# **Revision Log**

Rev	Date	Modification
0.1	9 <sup>th</sup> November 2021	Preliminary Edition
1.0	9 <sup>th</sup> November 2021	Official Released