

Approval Sheet

Customer	
Product Number	M4D0-4GSSPCRG
Module speed	PC4-17000
Pin	260 pin
CI-tRCD-tRP	15-15-15
SDRAM Operating Temp	0℃~85℃
Date	16 th January 2015

Approval by Customer P/N: Signature:

Date:

Sr. Technical Manager: John Hsieh Sales:

Rev 1.0

2008©Innodisk Corp. All rights reserved Innodisk Corp. reserves the right to change the Products and Specification without notices.



1. Features

Key Parameter

Industry	Speed	peed Data Rate MT/s			tRCD	tRP	tRC
Nomenclature	Grade	CL=11	CL=13	CL=15	(ns)	(ns)	(ns)
PC4-17000	R	1600	1866	2133	14.06	14.06	47.06

- JEDEC Standard 260-pin Small-Outline Dual In-Line Memory Module
- Intend for PC4-17000 applications
- Inputs and Outputs are SSTL-12 compatible
- VDD=VDDQ= 1.2 Volt (TYP)
- VPP=2.5 Volt (TYP)
- VDDSPD=2.2-3.6V
- Low-Power auto self-refresh (LPASR)
- SDRAMs have 16 internal banks for concurrent operation (4 Bank Group of 4 banks each)
- Normal and Dynamic On-Die Termination for data, strobe and mask signals.
- Data bus inversion (DBI) for data bus

- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the MRS
- Selectable BC4 or BL8 on-the fly (OTF)
- Golden Connector
- Fly-By topology
- Golden Connector
- Terminated control, command and address bus
- Programmable /CAS Latency: 11, 13, 15
- Operation temperature (0°C~85°C)
- On-die VREFDQ generation and Calibration
- On-Board EEPROM
- ECC function support
- RoHS and Halogen free (Section 13)



2. Environmental Requirements

iDIMM are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
Topr	Operating Temperature (ambient)	0 to +55	°C	1
Тѕтс	Storage Temperature	-50 to +100	°C	
Hopr	Operating Humidity (relative)	10 to 90	%	
Нѕтс	Storage Humidity (without condensation)	5 to 95	%	
PBAR	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1,2

^{1.} The component maximum case temperature (Tcase) shall not exceed the value specified in the DDR DRAM component specification.

3. SDRAM Parameters by device density

RTT_Nom Setting	Paran	4Gb	Units	
+DEEL	Average periodic refresh	0°C≦ Tcase≦ 85°C	7.8	μs
tREFI	interval	85°C≦ Tcase≦ 95°C	3.9	μs

^{2.} Up to 9850 ft.



4. Ordering Information

DDR4 ECC SODIMM											
Part Number	Density	Speed	DIMM	Number of	Number of						
Fait Number	Density	Speed	Organization	DRAM	rank						
M4D0-4GSSPCRG	4GB	PC4-17000	512Mx72	9	1						



Pin Configurations (Front side/Back side)

DDR4 512Mx8 base ECC SODIMM

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	VSS	2	VSS	67	DQ29	68	vss	133	A1	134	EVENT_n, NF	199	DM5_n/ DBI5_n	200	DQS5_t
3	DQ5	4	DQ4	69	vss	70	DQ24	135	VDD	136	VDD	201	vss	202	VSS
5	VSS	6	VSS	71	DQ25	72	VSS	137	CK0_t	138	CK1_t/NF	203	DQ46	204	DQ47
7	DQ1	8	DQ0	73	VSS	74	DQS3_c	139	CK0_c	140	CK1_c/NF	205	VSS	206	VSS
9	VSS	10	VSS	75	DM3_n/ DMI3_n	76	DQS3_t	141	VDD	142	VDD	207	DQ42	208	DQ43
11	DQS0_c	12	DM0_n/ DM10_n	77	VSS	78	VSS	143	PARITY	144	A0	209	VSS	210	VSS
13	DQS0_t	14	VSS	79	DQ30	80	DQ31	145	BA1	146	A10/AP	211	DQ52	212	DQ53
15	VSS	16	DQ6	81	vss	82	VSS	147	VDD	148	VDD	213	VSS	214	VSS
17	DQ7	18	VSS	83	DQ26	84	DQ27	149	CS0_n	150	BA0	215	DQ49	216	DQ48
19	VSS	20	DQ2	85	VSS	86	VSS	151	WE_n/ A14	152	RAS_n/ A16	217	VSS	218	VSS
21	DQ3	22	VSS	87	CB5/NC	88	CB4/NC	153	VDD	154	VDD	219	DQS6_c	220	DM6_n DBI6_r
23	VSS	24	DQ12	89	VSS	90	VSS	155	ODT0	156	CAS_n/ A15	221	DQS6_t	222	VSS
25	DQ13	26	VSS	91	CB1/NC	92	CB0/NC	157	CS1_n	158	A13	223	VSS	224	DQ54
27	VSS	28	DQ8	93	VSS	94	VSS	159	VDD	160	VDD	225	DQ55	226	VSS
29	DQ9	30	VSS	95	DQS8_c	96	DM8_n/ DBI_n/NC	161	ODT1	162	C0/ CS2 n/NC	227	VSS	228	DQ50
31	VSS	32	DQS1_c	97	DQS8_t	98	VSS	163	VDD	164	VREFCA	229	DQ51	230	VSS
33	DM1_n/DBI_n	34	DQS1_t	99	VSS	100	CB6/NC	165	C1, CS3_n, NC	166	SA2	231	VSS	232	DQ60
35	VSS	36	VSS	101	CB2/NC	102	VSS	167	VSS	168	VSS	233	DQ61	234	VSS
37	DQ15	38	DQ14	103	VSS	104	CB7/NC	169	DQ37	170	DQ36	235	VSS	236	DQ57
39	VSS	40	VSS	105	CB3/NC	106	VSS	171	VSS	172	VSS	237	DQ56	238	VSS
41	DQ10	42	DQ11	107	VSS	108	RESET_n	173	DQ33	174	DQ32	239	VSS	240	DQS7_
43	VSS	44	VSS	109	CKE0	110	CKE1	175	VSS	176	VSS	241	DM7_n/ DBI7_n	242	DQS7_
45	DQ21	46	DQ20	111	VDD	112	VDD	177	DQS4_c	178	DM4_n/ DBI4_n	243	VSS	244	VSS
47	VSS	48	VSS	113	BG1	114	ACT_n	179	DQS4_t	180	VSS	245	DQ62	246	DQ63
49	DQ17	50	DQ16	115	BG0	116	ALERT_n	181	VSS	182	DQ39	247	VSS	248	VSS
51	VSS	52	VSS	117	VDD	118	VDD	183	DQ38	184	VSS	249	DQ58	250	DQ59
53	DQS2_c	54	DM2_n/ DBI2_n	119	A12	120	A11	185	VSS	186	DQ35	251	VSS	252	VSS
55	DQS2_t	56	VSS	121	A9	122	A7	187	DQ34	188	VSS	253	SCL	254	SDA
57	VSS	58	DQ22	123	VDD	124	VDD	189	VSS	190	DQ45	255	VDDSPD	256	SA0
59	DQ23	60	VSS	125	A8	126	A5	191	DQ44	192	VSS	257	VPP	258	VTT
61	VSS	62	DQ18	127	A6	128	A4	193	VSS	194	DQ41	259	VPP	260	SA1
63	DQ19	64	VSS	129	VDD	130	VDD	195	DQ40	196	VSS				
	VSS	66	DQ28	131	A3	132	A2	197	VSS	198	DQS5_c				

Note:

1. NC = No Connect, RFU = Reserved for Future Use
2. Address A17 is only valid for 16 Gb x4 based SDRAMs.
3. RAS, n is a multiplexed function with A16.
4. CAS, n is a multiplexed function with A15.
5. WE_n is a multiplexed function with A14.
6. CBx are available for ECC function



6. Architecture


Pin Definition

Pin Name	Description	Pin Name	Description
Ax	SDRAM address bus	SCL	Serial Clock for temperature sensor/SPD EEPROM
A10/AP	Auto-Precharge	DQx, CBx	Data input/output and check bit input/output:
A12/BC_n	Burst Chop	DM_n/ DBI_n/TDQS_t (DMU_n, DBIU_n), (DML_n/DBII_n)	Input data mask and data bus inversion:
ACT_n	Command Input	SDA	Serial Data
BAx	Bank Address Inputs	DQS_t DQS_c DQSU_t DQSU_c DQSL_t DQSL_t	Data strobe:
BGx	Bank Group Address Inputs	ALERT_n	Alert output
C0, C1,C2 (RDIMM or LRDIMM only)	Chip ID	EVENT_n	Temperature event
CKx_t CKx_c	Clock	TDQS_t, TDQS_c (x8 DRAM-based RDIMM only)	Termination data strobe:
CKEx	Clock enable	VDD	Module power supply: 1.20V (TYP)
CSx_n	Chip Select	VPP	DRAM activating power supply: 2.5V – 0.125V / +0.250V
ODTx	On-Die Termination	VREFCA	Reference voltage for control, command, and address pins
Parity	Parity of Command and Address	VSS	Ground
RAS_n/A16 CAS_n/A15 WE_n/A14	Command Input	VIT	Power supply for termination of address, command, and control VDD/2.
RESET_n	Active LOW asynchronous reset	VDDSPD	Power supply used to power the I2C bus for SPD.
SAx	Serial address Input	RFU	Reserved for future use.
NF	No function	NC	No Connect



7. Function Block Diagram:

- (4GB, 1 Rank 512Mx8 DDR4 SDRAMs)



Note: 1. The ZQ ball on each DDR4 component is connected to an external $240\Omega \pm 1\%$ resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



8. SDRAM Absolute Maximum Ratings

Symbol	Parameter		Rating	Units	Note
	On anotion Townsons time	Normal Operating Temp.	0 to 85	°C	1,2
T _{OPER}	Operation Temperature Extended Temp.(optional)		85 to 95	°C	1,3
T _{STG}	Storage Temperature		-55 to 100	°C	4,5
V _{IN,} V _{OUT}	Voltage on any pins rela	tive to Vss	-0.3 to +1.5	V	4
V _{DD}	Voltage on VDD supply	relative to Vss	-0.3 to +1.5	V	4,6
V _{DDQ}	Voltage on VDDQ suppl	y relative to Vss	-0.3 to +1.5	V	4,6

Note

1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM.

For measurement conditions, please refer to the JEDEC document JESD51-2.

- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:
- a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.
- b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 =0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 =0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.
- 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 6. VDD and VDDQ must be within 300 mV of each other at all times; and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV



9. Module Absolute Maximum Ratings

Symbol	Parameter	Rating	Units	Notes
V _{IN} , V _{OUT}	Voltage on I/O pins relative to Vss	-0.4 to 1.5	V	
V _{DD}	Voltage on VDD supply relative to Vss	-0.4 to +1.5	V	1
V _{DDQ}	V _{DDQ} Voltage on VDDQ supply relative to Vss		V	1
V _{PP}	V _{PP} Voltage on VPP supply relative to Vss		V	2

Note:

- 1. VDDQ tracks with VDD; VDDQ and VDD are tied together.
- VPP must be greater than or equal to VDD at all times.



10. Operating Condition

Symbol	Parameter	Min	Nom	Max	Units	Notes
VDD	Supply Voltage	1.14	1.2	1.26	V	1
VPP	DRAM activating power supply	2.375	2.5	2.75	V	2
VREFCA(DC)	Input reference voltage command/ address bus	0.49 x VDD	0.5 x VDD	0.51 x VDD	V	3
lvtt	Termination reference voltage (DC) – command/address bus	-750	-	750	mA	
Vтт	Termination Voltage	0.49 × VDD - 20mV	0.5 × VDD	0.51 × VDD + 20mV	V	4
lı	Input leakage current; any input excluding ZQ; 0V < VIN < 1.1V	-2.0	-	2.0	μA	5
II/O	DQ leakage; 0V < Vin < VDD	-4.0	-	4.0	μΑ	5
lOZpd	Output leakage current; VOUT = VDD; DQ is disabled	-	-	5.0	μΑ	5,6
loz _p u	Output leakage current; VOUT =VSS; DQ and ODT are disabled; ODT is disabled with ODT input HIGH	VREF + 0.125	-	VDDQ + 0.3	μA	1
lOZpd	VREFCA leakage; VREFCA = VDD/2 (after DRAM is initialized)	-2.0	-	2.0	μΑ	5

Note:

- 1. VDDQ tracks with VDD; VDDQ and VDD are tied together.
- 2. VPP must be greater than or equal to VDD at all times.
- 3. VREFCA must not be greater than 0.6 x VDD. When VDD is less than 500mV, VREF may be less than or equal to 300mV.
- VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.
- 5. Multiply by the number of DRAM die on the module.
- 6. Tied to ground. Not connected to edge connector.



11. Operating, Standby, and Refresh Currents

- 4GB SODIMM (1 Rank 512Mx8 DDR4 SDRAMs $T_{CASE} = 0 \, ^{\circ}C \sim 70 \, ^{\circ}C$)

Comple of	Dranged Conditions	Va	lue	l luite
Symbol	Proposed Conditions	IDD Max.	IPP Max.	Units
	Operating One Bank Active-Precharge Current (AL=0)CKE: High; External clock: On; tCK,			
IDD0	nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n:			
	Highbetween ACT and PRE; Command, Address, Bank Group Address, Bank Address			
	Inputs: partially toggling; Data IO: VDDQ; DM_n:stable at 1; Bank Activity: Cycling with one	315	36	mA
	bank active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
IDDOA	Registers2;ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for			
	detail pattern			
IDDOA	Operating One Bank Active-Precharge Current (AL=CL-1)	250	20	A
IDD0A	AL = CL-1, Other conditions: see IDD0	350	36	mA
	Operating One Bank Active-Read-Precharge Current (AL=0)CKE: High;			
	External clock: On; tCK, nRC, nRAS, nRCD, CL: Refer to Component		36	
	Datasheet for detail pattern; BL: 81; AL: 0; CS_n: Highbetween ACT, RD and			
1004	PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data	405		٥
IDD1	IO: partially toggling; DM_n: stableat 1; Bank Activity: Cycling with one bank	405		mA
	active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component			
	Datasheet for detail pattern			
IDDAA	Operating One Bank Active-Read-Precharge Current (AL=CL-1)	450	0.0	
IDD1A	AL = CL-1, Other conditions: see IDD1	450	36	mA
	Precharge Standby Current (AL=0)CKE: High; External clock: On; tCK, CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at			
IDDON	1; Command,Address, Bank Group Address, Bank Address Inputs: partially	470	07	4
IDD2N	toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banksclosed;	170	27	mA
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0;			
	Pattern Details: Refer to Component Datasheet for detail pattern			
IDDS:	Precharge Standby Current (AL=CL-1)	06-	07	
IDD2NA	AL = CL-1, Other conditions: see IDD2N	225	27	mA



	Precharge Standby ODT Current			
IDD2NT	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank			
IDD2NT	Group Address, Bank Address Inputs: partially toggling; Data IO: VSSQ;	180	27	mA
	DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: toggling according; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
IDD2NL	Precharge Standby Current with CAL enabled	135	27	mA
IDDZNL	Same definition like for IDD2N, CAL enabled3	133	21	IIIA
IDDANIO	Precharge Standby Current with Gear Down mode enabled	400	07	A
IDD2NG	Same definition like for IDD2N, Gear Down mode enabled3	180	27	mA
IDD2ND	Precharge Standby Current with DLL disabled	405	07	
เบบ2ND	Same definition like for IDD2N, DLL disabled3	135	27	mA
IDDot	Precharge Standby Current with CA parity enabled	405	07	0
IDD2N_par	Same definition like for IDD2N, CA parity enabled3	135	27	mA
	Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: Refer			
	to Component Datasheet for detail pattern; BL: 81; AL:0; CS_n: stable at 1;		27	
IDDOC	Command, Address, Bank Group Address, Bank Address Inputs: stable at 0;	100		A
IDD2P	Data IO: VDDQ; DM_n: stable at 1;			mA
	Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0			
	Precharge Quiet Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
IDDAG	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,	405	2=	,
IDD2Q	Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:	160	27	mA
	VDDQ; DM_n: stable at 1;Bank Activity: all banks closed;			
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
	Active Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
IDE:	Address, Bank Group Address, Bank Address Inputs: partially toggling; Data	05-	0-	_
IDD3N	IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks	295	27	mA
	open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable			
	at 0; Pattern Details:Refer to Component Datasheet			
	for detail pattern			



IDD3NA		Active Standby Current (AL_CL 4)			
Active Power-Down Current CKE: Low: External clock: On: tCK, CL: sRefer to Component Datasheet for detail pattern; BL: 81: AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High: External clock: On: tCK. CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity; all banks open, RD commands cycling through banks: 0.0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RB Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High: External clock: On: tCK, CL: Refer to Component Datasheet for detail pattern IDD4RB CKE: High: External clock: On: tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA AL=CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL=CL-1, Other conditions: see IDD4W Operating Burst Write Current (WL=CL-1) AL=CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB	IDD3NA		340	27	mA
CKE: Low; External clock: On; ICK, CL: sRefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; ICK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: Seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; ICK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR: Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HiGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (WL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI		,			
detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Address Inputs: stable at 0 Operating Burst Read Current CKE: High: External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless write data burst with different IDD4W IDD4W IDD4W Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB	IDD3P				mA
Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ: DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RB Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO; seamless write data burst with different data between one burst and the next one : DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current title. CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI				27	
VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (ML=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI			145		
Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0.0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI					
Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD: Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,01,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern; BL: 81 kBank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI		·			
CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern DD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (WH) Write DBI Operating Burst Write Current with Write DBI					
detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0.0.1,1.2.2; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; ICK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI OD4WB					
Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern: BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different Datasheet for data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern		CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI T45 27 mA		detail pattern; BL: 82; AL: 0; CS_n: High between RD;			
IDD4R data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI 745 27 mA		Command, Address, Bank Group Address, Bank Address Inputs: partially			
data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R IDD4RB Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI 745 27 mA	IDD4R	toggling; Data IO: seamless read data burst with different	945	27	mΑ
banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI 745 27 mA	.55	data between one burst and the next one according; DM_n: stable at 1; Bank	0.10		IIIA
ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI 745 27 mA		Activity: all banks open, RD commands cycling through			
Component Datasheet for detail pattern Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI T45 27 mA		banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2;			
IDD4RA		ODT Signal: stable at 0; Pattern Details: Refer to			
IDD4RA AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI TA55 TMA PS55 27 TMA T730 27 TMA T755 27 TMA T755 T75 T75 T75 T75 T75 T75 T		Component Datasheet for detail pattern			
AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W IDD4WB Operating Burst Write Current with Write DBI 745 27 mA	IDDABA	Operating Burst Read Current (AL=CL-1)	000	27	mΛ
IDD4RB Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI TAS 27 mA	IDD4KA	AL = CL-1, Other conditions: see IDD4R	900	21	IIIA
Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI T45 27 mA	IDDADD	Operating Burst Read Current with Read DBI	055	27	mA
CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI 745 27 mA	IDD4KB	Read DBI enabled3, Other conditions: see IDD4R	900		
detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI T45 27 mA		Operating Burst Write Current		27	mA
Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI		CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI T45 27 mA		detail pattern; BL: 81; AL: 0; CS_n: High between WR;			
data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI		Command, Address, Bank Group Address, Bank Address Inputs: partially	730		
data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI T45 27 mA	IDD4W	toggling; Data IO: seamless write data burst with different			
O,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI T45 27 mA		data between one burst and the next one; DM_n: stable at 1; Bank Activity: all			
Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI T45 T75 T75 T75 T75 T75 T75 T75		banks open, WR commands cycling through banks:			
Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI T45 27 mA		0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT			
IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI T45 T75 T75 T75 T75 T75 T75 T75		Signal: stable at HIGH; Pattern Details: Refer to Component			
IDD4WA AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB 775 27 mA 775 27 mA		Datasheet for detail pattern			
AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI 1DD4WB 745 745 745	IDD4WA	Operating Burst Write Current (AL=CL-1)			_
IDD4WB 745 27 mA		AL = CL-1, Other conditions: see IDD4W	775	27	mA
		Operating Burst Write Current with Write DBI			mA
n de la companya de l	IDD4WB	Write DBI enabled3, Other conditions: see IDD4W	745	27	



DDAWC Operating Burst Write Current with Write CRC Write CRC enabled3, Other conditions: see IDD4W Operating Burst Write Current with CA Parity Operating Burst Refresh Current (1X REF) CAP Parity enabled3, Other conditions: see IDD4W Operating Burst Refresh Current (1X REF) CKE: High; External clock: On; ICK, CL, nRFC: Refer to Component Datasheet Operating Burst Refresh Current (2X REF) Operating Burst Refresh Current (4X REF) Operating Burst Refresh Current Refresh	-				
Operating Burst Write Current with CA Parity	IDD4WC	Operating Burst Write Current with Write CRC	675	27	mA
IDD5H		Write CRC enabled3, Other conditions: see IDD4W			
Burst Refresh Current (1x REF) CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDDSF2 Burst Refresh Current (2x REF) tRFC=tRFC_x2, Other conditions: see IDD5B Burst Refresh Current (4x REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#; LOW; CL: Refer IDD6N Self-Refresh Current: Batheat for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IDD6E Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IDD6E	IDD4W par	Operating Burst Write Current with CA Parity	790	27	mΔ
CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD5F2 Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B IDD6F4 Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 96°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Extended Temperature Range) TCASE: 0 - 96°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Extended Temperature Self-Refresh	_,	CA Parity enabled3, Other conditions: see IDD4W			
for detail pattern; BL: 81; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD5F2 Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B IDD6F4 Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		Burst Refresh Current (1X REF)			
IDD5B REF; Command, Address, Bank Group Address, Bank Address Inputs; partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c#. LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n. Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh IDD6E		CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet		162	mA
toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B 880 99 mA Burst Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer IDD6N to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c#. LOW; CL: Refer Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		for detail pattern; BL: 81; AL: 0; CS_n: High between			
toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD5F2 Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B IDD5F4 Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer IDD6N to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh	IDD5B	REF; Command, Address, Bank Group Address, Bank Address Inputs: partially	1150		
Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B IDD5F4 Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer IDD6N to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data ID: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh	.2202	toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank	1100		
Refer to Component Datasheet for detail pattern Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#; LOW; CL: Refer IDD6N to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode			
Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		Registers2; ODT Signal: stable at 0; Pattern Details:			
IDD5F2 IRFC=tRFC_x2, Other conditions: see IDD5B Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer IDD6N to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		Refer to Component Datasheet for detail pattern			
IDD5F4 Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		Burst Refresh Current (2X REF)			
IDD5F4 tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh	IDD5F2	tRFC=tRFC_x2, Other conditions: see IDD5B	1160	135	mA
IDD5F4 tRFC=tRFC_x4, Other conditions: see IDD5B Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh					
Self Refresh Current: Normal Temperature Range TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer 1DD6N to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IDD6E IDD6E Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh	IDD5F4	Burst Refresh Current (4X REF)	880	99	mΑ
TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR): Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer IDD6N to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh	.==0	tRFC=tRFC_x4, Other conditions: see IDD5B			
Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer IDD6N to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		Self Refresh Current: Normal Temperature Range			
IDD6N to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE:		36	mA
Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer			
High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh	IDD6N	to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command,	115		
and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		Address, Bank Group Address, Bank Address, Data IO:			
Self-Refresh Current: Extended Temperature Range) TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer			
TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL			
Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh	IDD6E	Self-Refresh Current: Extended Temperature Range)			
Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE:			mA
IDD6E Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		Low; External clock: Off; CK_t and CK_c: LOW; CL:			
Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh		Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n,	1 <i>1</i> E	36	
		Command, Address, Bank Group Address, Bank Address, Data	1 4 0		
eneration. Output Duffer and DTT: Enghlad in Made		IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh			
operation; Output Buller and KTT: Enabled in Mode		operation; Output Buffer and RTT: Enabled in Mode			
Registers2; ODT Signal: MID-LEVEL		Registers2; ODT Signal: MID-LEVEL			




IDD6R	Self-Refresh Current: Reduced Temperature Range TCASE: 0 - TBD (~35-45)°C; Low Power Array Self Refresh (LP ASR): Reduced4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode	90	27	mA
IDD6A	Registers2; ODT Signal: MID-LEVEL Auto Self-Refresh Current TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Auto4; Partial Array Self-Refresh (PASR): Full Array; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT:	115	36	mA
IDD7	Enabled in Mode Registers2; ODT Signal: MID-LEVEL Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; DataIO: read data bursts with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	1350	68	mA
IDD8	Maximum Power Down Current TBD	68	18	mA

-



12. PACKAGE DIMENSION

- (4GB, 1 Rank 512Mx8 DDR4 base SODIMM)



Note:

- 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
- 2. The dimensional diagram is for reference only.



13. RoHS Declaration



Declaration of Conformity

We, InnoDisk Co., Ltd, here declare the product <u>M4D0-4GSSPCRG/-(X)</u> complies with the requirement of RoHS directives 2011/65/EU and 2006/12/EC.

Innodisk ensures the above product meets RoHS requirements of six restricted substances. This declaration is based on vendor supplied analysis/MSDS, material certifications, and/ or 3rd party test reports of the component/ raw materials used in the manufacture of products.

RoHS Exemptions Applied Of 7(C)-I for Resist..

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
Cd	< 100 ppm
Pb	< 1000 ppm
Hg	< 1000 ppm
Chromium VI (Cr+6)	< 1000 ppm
Polybromodiphenyl ether (PBDE)	< 1000 ppm
Polybrominated Biphenyls (PBB)	< 1000 ppm
Perfluorooctane Sulfonate (PFOS)	Not Contained

Date issued: 2015/01/06

Manufacturer: : Innodsk Co., Ltd. Authorized Signature :

Address: 221 5F, No. 237, Sec.1 Datong
Rd., Xizhi City, New Taipei City, Taiwan

QA Dept. Director - Ryan 7sai

2008©InnoDisk Corp. All rights reserved

InnoDisk Corp. reserves the right to change the Products and Specification without notices.



Revision Log

Rev	Date	Modification
0.1	14 th January 2015	Preliminary Edition
1.0	14 th January 2015	Official Released