

Approval Sheet

Customer	
Product Number	M3UW-2GSJBCN9-F
Module speed	PC3-10600
Pin	240 pin
Cl-tRCD-tRP	9-9-9
SDRAM Operating Temp	0°C~85°C
Date	18 th April 2016

Approval by Customer**P/N:****Signature:****Date:****Sales:** _____ **Sr. Technical Manager: John Hsieh**

Rev 1.0

1. Features

Key Parameter

Industry Nomenclature	Speed Grade	Data Rate MT/s			tAA (ns)	tRCD (ns)	tRP (ns)
		CL=7	CL=9	CL=11			
PC3-10600	N	1066	1333	1333	13.5	13.5	13.5

- JEDEC Standard 240-pin Dual In-Line Memory Module
- Intend for PC3-10600 applications
- Inputs and Outputs are SSTL-15 compatible
- VDD=VDDQ= 1.5 Volt (-0.075/+0.075V)
- Bi-directional Differential Data Strobe
- DLL aligns DQ and DQS transition with CK transition
- SDRAMs have 8 internal banks for concurrent operation
- Normal and Dynamic On-Die Termination support.
- SDRAMs are 78-ball BGA Package
- 8 bit pre-fetch
- Two different termination values (Rtt_Nom & Rtt_WR)
- Auto & self refresh 7.8 μ s ($T_A \leq +85^{\circ}\text{C}$)
- 15/10/1 Addressing (row/column/rank)-2GB
- SDRAM operating temperature range $0^{\circ}\text{C} \leq T_{\text{case}} \leq +85^{\circ}\text{C}$
- Programmable Device Operation:
 - Burst Type: Sequential or Interleave
 - Device CAS# Latency: 5,6,7,8,9
 - Burst Length: switch on-the-fly: BL=8 or BC 4
- RoHS Compliant (*Section 14*)

2. Environmental Requirements

iDIMM are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
T_{OPR}	Operating Temperature (ambient)	0 to +65	°C	1
T_{TSG}	Storage Temperature	-50 to +100	°C	
H_{OPR}	Operating Humidity (relative)	10 to 90	%	
H_{TSG}	Storage Humidity (without condensation)	5 to 95	%	
P_{BAR}	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1,2
1. The component maximum case temperature (Tcase) shall not exceed the value specified in the DDR DRAM component specification. 2. Up to 9850 ft.				

3. DRAM Parameters by device density

RTT_Nom Setting	Parameter	2Gb	Units	
tRFC	REF command ACT or REF command time	160	ns	
tREFI	Average periodic refresh interval	0°C ≤ T _{CASE} ≤ 85°C	7.8	μs
		85°C ≤ T _{CASE} ≤ 95°C	3.9	μs

4. Ordering Information

DDR3 UDIMM						
Part Number	Density	Speed	Organization	Number of DRAM	Number of rank	ECC
M3UW-2GSJBCN9-F	2GB	PC3-10600	256Mx64	8	1	N

5. Pin Configurations (Front side/Back side)

X64 UDIMM

DDRIII-240pins DIMM Front								DDRIII-240pins DIMM Back							
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VREFDQ	31	DQ26	81	A2	81	DQ41	121	VSS	161	VSS	181	A1	211	VSS
2	VSS	32	VSS	82	VDD	82	VSS	122	DQ4	162	DM3	182	VDD	212	DM6
3	DQ0	33	/DQ83	83	CK1/NC	83	/DQ85	123	DQ6	163	NC	183	VDD	213	NC
4	DQ1	34	DQ83	84	/CK1/NC	84	DQ86	124	VSS	164	VSS	184	CK0	214	VSS
5	VSS	35	VSS	85	VDD	85	VSS	125	DM0	165	DQ30	185	/CK0	215	DQ48
6	/DQ80	36	DQ28	86	VDD	86	DQ42	126	NC	166	DQ31	186	VDD	216	DQ47
7	DQ30	37	DQ27	87	VREFCA	87	DQ43	127	VSS	167	VSS	187	NC	217	VSS
8	VSS	38	VSS	88	NC	88	VSS	128	DQ8	168	CB4	188	A0	218	DQ62
9	DQ2	39	CB0	89	VDD	89	DQ48	129	DQ7	169	CB5	189	VDD	219	DQ63
10	DQ3	40	CB1	70	A10	100	DQ49	130	VSS	180	VSS	190	BA1	220	VSS
11	VSS	41	VSS	71	BA0/BA1	101	VSS	131	DQ12	181	DM8	191	VDD	221	DM8
12	DQ8	42	NC, /DQ88	72	VDD	102	/DQ88	132	DQ13	182	NC	192	RA8	222	NC
13	DQ8	43	NC DQ88	73	WE	103	DQ88	133	VSS	183	VSS	193	C80	223	VSS
14	VSS	44	VSS	74	CA8	104	VSS	134	DM1	184	CB8	194	VDD	224	DQ64
15	/DQ81	45	CB2	75	VDD	105	DQ60	135	NC	185	CB7	195	ODT0	225	DQ65
16	DQ81	46	CB3	76	C81	106	DQ61	136	VSS	186	VSS	196	A13	226	VSS
17	VSS	47	VSS	77	ODT1	107	VSS	137	DQ14	187	NC,TE8T	197	VDD	227	DQ60
18	DQ10	48	NC	78	VDD	108	DQ68	138	DQ16	188	RESET	198	NC	228	DQ61
19	DQ11	49	NC	79	NC/SA2	109	DQ67	139	VSS	189	NC CKE1	199	VSS	229	VSS
20	VSS	60	CKE0	80	VSS	110	VSS	140	DQ20	170	VDD	200	DQ38	230	DM7
21	DQ18	61	VDD	81	DQ32	111	/DQ87	141	DQ21	171	A15/BA3	201	DQ37	231	NC
22	DQ17	62	BA2	82	DQ33	112	DQ87	142	VSS	172	A14	202	VSS	232	VSS
23	VSS	63	NC	83	VSS	113	VSS	143	DM2	173	VDD	203	DM4	233	DQ62
24	/DQ82	64	VDD	84	/DQ84	114	DQ68	144	NC	174	A12/NC	204	NC	234	DQ63
25	DQ82	65	A11	85	DQ84	115	DQ69	145	VSS	175	A8	205	VSS	235	VSS
26	VSS	66	A7	86	VSS	116	VSS	146	DQ22	176	VDD	206	DQ38	236	VDD8PD
27	DQ18	67	VDD	87	DQ34	117	SA0	147	DQ23	177	A8	207	DQ39	237	SA1
28	DQ19	68	A6	88	DQ35	118	SCL	148	VSS	178	A8	208	VSS	238	SDA
29	VSS	69	A4	89	VSS	119	VSS	149	DQ28	179	VDD	209	DQ44	239	VSS
30	DQ24	80	VDD	90	DQ40	120	VTT	150	DQ29	180	A3	210	DQ45	240	VTT


6. Architecture

Pin Definition

Pin Name	Description	Pin Name	Description
A0 - A13 (A14 or A15)	SDRAM address bus	SCL	Serial Presence Detect Clock Input
BA0 - BA1 (or BA2)	SDRAM Bank Address Inputs	SDA	Serial Presence Detect Data input/output
/RAS	SDRAM row address strobe	SA0 – SA2	Serial Presence Detect Address Inputs
/CAS	SDRAM column address strobe	VDD	Power Supply
/WE	SDRAM write enable	VDDID	VDD Identification Flag
/S0 - /S1	DIMM Rank Select Lines	VDDQ	SDRAM I/O Driver power supply
CK0 – CKE1	SDRAM clock enable lines	VREFDQ	SDRAM I/O Reference supply
DQ0 – DQ63	DIMM memory data bus	VREFCA	SDRAM Command/address reference supply.
CB0 – CB7	DIMM ECC check bit	Vss	Ground
DQS0 – DQS8 /DQS0-/DQS8	SDRAM data strobes	VDDSPD	Serial EEPROM positive power supply
DM0 – DM8	SDRAM data masks	NC	Spare Pin
ODT0-ODT1	Spare Pin	/Reset	Reset enable
CK0 – CK1 /CK0 - /CK1	Differential SDRAM Clocks	Event#	Reserved for optional temperature-sensing hardware
RSVD	Reserved for future use.	VTT	SDRAM I/O termination supply.

7. Function Block Diagram:

- (2GB, 1Rank, 256Mx8 DDR3 SDRAMs)



8. SDRAM Absolute Maximum Ratings

Symbol	Parameter		Rating	Units	Note
T_{OPER}	Operation Temperature	Normal Operating Temp.	0 to 85	°C	1,2
		Extended Temp.(optional)	85 to 95	°C	1,3
T_{STG}	Storage Temperature		-55 to 100	°C	4,5
V_{IN}, V_{OUT}	Voltage on any pins relative to Vss		-0.4 to +1.975	V	4
V_{DD}	Voltage on VDD supply relative to Vss		-0.4 to +1.975	V	4,6
V_{DDQ}	Voltage on VDDQ supply relative to Vss		-0.4 to +1.975	V	4,6

Note:

1. Operating Temperature T_{OPER} is the case surface temperature on the center / top side of the DRAM.

For measurement conditions, please refer to the JEDEC document JESD51-2.

2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.

3. Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:

a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 µs. It is also possible to specify a component with 1X refresh (tREFI to 7.8µs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.

b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 =0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 =0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.

4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV

9. DRAM AC & DC Operating

Symbol	Parameter	Min	Typ.	Max	Units	Notes
Recommended DC Operating Conditions						
V _D D	Supply Voltage	1.425	1.5	1.575	V	1,2
V _D DQ	Supply Voltage	1.425	1.5	1.575	V	1,2
Single Ended AC/DC Input Levels						
V _I H (DC)	DC Input High (Logic1) Voltage	V _R EF + 0.1	-	V _D D	V	3
V _I L (DC)	DC Input Low (Logic 0) Voltage	V _S S	-	V _R EF - 0.1	V	3
V _I H (AC)	AC Input High (Logic1) Voltage	V _R EF+ 0.175	-	-	V	3
V _I L (AC)	AC Input Low (Logic 0) Voltage	-	-	V _R EF - 0.175	V	3
V _R EF _D Q (DC)	Reference Voltage for DQ, DM inputs	0.49V _D DQ	0.5V _D DQ	0.51V _D DQ	V	4,5
V _R EF _C A (DC)	Reference Voltage for ADD,CMD inputs	0.49V _D DQ	0.5V _D DQ	0.51V _D DQ	V	4,5
Single Ended AC/DC output Levels						
V _O H (DC)	DC output high measurement level (for IV curve linearity)	-	0.8 x V _D DQ	-	V	
V _O M (DC)	DC output mid measurement level (for IV curve linearity)	-	0.5 x V _D DQ	-	V	
V _O L (DC)	DC output low measurement level (for IV curve linearity)	-	0.2 x V _D DQ	-	V	
V _O H (AC)	AC output high measurement level (for output SR)	-	V _T T + 0.1 x V _D DQ	-	V	6
V _O L (AC)	AC output low measurement level (for output SR)		V _T T - 0.1 x V _D DQ	-	V	6

Symbol	Parameter	Min	Typ.	Max	Units	Notes
Differential AC/DC Input Levels						
VIHdiff	Differential Input high	+0.2	-	Note 9	V	7
VILdiff	Differential Input logic Low	Note 9	-	-0.2	V	7
VIHdiff(ac)	Differential Input high ac	$2^* (VIH(AC) - VREF)$	-	Note 9	V	8
VILdiff(ac)	Differential Input logic Low ac	Note 9	-	$2^* (VREF - VIL(AC))$	V	8
Differential AC and DC Output Levels						
VOHdiff(AC)	AC differential output high measurement level (for output SR)	-	$+ 0.2 \times VDDQ$	-	V	10
VOLdiff(AC)	AC differential output low measurement level (for output SR)	-	$- 0.2 \times VDDQ$	-	V	10

Note:

- Under all conditions VDDQ must be less than or equal to VDD.
- VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
- For DQ and DM, Vref = VrefDQ. For input only pins except RESET#, Vref = VrefCA.
- The ac peak noise on VRef may not allow VRef to deviate from VRef(DC) by more than +/-1% VDD (for reference: approx. +/- 15 mV).
- For reference: approx. VDD/2 +/- 15 mV.
- The swing of $\pm 0.1 \times VDDQ$ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to VTT = VDDQ/2
- Used to define a differential signal slew-rate.
- For CK - CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS#, DQL, DQL#, DQSU , DQSU# use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQL, DQL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single- ended signals as well as the limitations for overshoot and undershoot.
- The swing of $\pm 0.2 \times VDDQ$ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to VTT = VDDQ/2 at each of the differential outputs.

10. Operating, Standby, and Refresh Currents

- 2GB UDIMM (1 Rank, 256Mx8 DDR3 SDRAMs $T_{CASE} = 0^{\circ}\text{C} \sim 70^{\circ}\text{C}$)

Symbol	Parameter/Condition		PC3-10600	Unit
I DD0	One bank; Active - Precharge		TBD	mA
I DD1	One bank; Active - Read - Precharge		TBD	mA
I DD2N	Precharge Standby Current		TBD	mA
IDD2NT	Precharge Standby ODT Current		TBD	mA
I DD2P	Precharge Power Down Current	Fast Mode	TBD	mA
	Precharge Power Down Current	Slow Mode	TBD	mA
I DD2Q	Pecharge Quiet Standby Current		TBD	mA
I DD3N	Active Standby Current		TBD	mA
I DD3P	Active Power-Down Current		TBD	mA
I DD4R	Operating Current Burst Read		TBD	mA
I DD4W	Operating Current Burst Write		TBD	mA
I DD5B	Burst Refresh Current		TBD	mA
I DD6	Self-Refresh Current: Normal Temperature Range		TBD	mA
I DD7	Operating Bank Interleave Read Current		TBD	mA
I DD8	RESET Low Current		TBD	mA

11. Timing Parameters

($T_{CASE} = 0^{\circ}\text{C} \sim 70^{\circ}\text{C}$; $V_{DDQ} = V_{DD}$, See AC Characteristics)

Symbol	Parameter	PC3-10600		Unit
		Min.	Max.	
Clock Timing				
tCK (DLL-Off)	Minimum Clock Cycle Time	8	-	ns
tCK (avg)	Average Clock Period	1.5	3.3	ns
tCH (avg)	Average high pulse width	0.47	0.53	tCK (avg)
tCL (avg)	Average low pulse width	0.47	0.53	tCK (avg)
tCK (abs)	Absolute Clock Period	tCK(avg) min + tJIT(per) min	tCK(avg) max + tJIT(per) max -	Ps
tCH (abs)	Absolute high pulse width	0.43	-	tCK (avg)
tCL (abs)	Absolute low pulse width	0.43	-	tCK (avg)
JIT (per)	Clock Period Jitter	-80	80	Ps
TJIT (per, lck)	Clock Period Jitter during DLL locking period.	-70	70	Ps
JIT (CC)	Cycle to Cycle Period Jitter	160		Ps
TJIT (CC, lck)	Cycle to Cycle Period Jitter during DLL locking period.	140		Ps
TJIT (duty)		-	-	Ps
TERR (2per)	Cumulative error across 2 cycle	-118	118	Ps
TERR (3per)	Cumulative error across 3 cycle	-140	140	Ps
TERR (4per)	Cumulative error across 4 cycle	-155	155	Ps
TERR (5per)	Cumulative error across 5 cycle	-168	168	Ps
TERR (6per)	Cumulative error across 6 cycle	-177	177	Ps
TERR (7per)	Cumulative error across 7 cycle	-186	186	Ps
TERR (8per)	Cumulative error across 8 cycle	-193	193	Ps
TERR (9per)	Cumulative error across 9 cycle	-200	200	Ps

TERR (10per)	Cumulative error across 5 cycle	-205	205	Ps
TERR (11per)	Cumulative error across 6 cycle	-210	210	Ps
TERR (12per)	Cumulative error across 7 cycle	-215	215	Ps
TERR (nper)	Cumulative error across 13~50 cycle	$t_{ERR}(nper)min = (1 + 0.68\ln(n)) * t_{JIT}(per)min$ $t_{ERR}(nper)max = (1 + 0.68\ln(n)) * t_{JIT}(per)max$		Ps
Data Timing				
Symbol	Parameter	Min.	Max.	Unit
tDSQ	DQS, DQS# to DQ skew, per group, per access	-	125	Ps
tQH	DQ output hold time from DQS, DQS#	0.38	-	tCK(avg)
tLZ (DQ)	DQ low-impedance time from CK, CK#	-500	250	Ps
tHZ(DQ)	DQ high impedance time from CK, CK#	-	250	Ps
tDS(base) AC150	Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels	30	-	Ps
tDH(base) DC 100	Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels	65	-	Ps
Data Strobe Timing				
Symbol	Parameter	Min.	Max.	Unit
tRPRE	DQS,DQS# differential READ Preamble	0.9		tCK(avg)
tRPST	DQS, DQS# differential READ Postamble	0.3		tCK(avg)
tQSH	DQS, DQS# differential output high time	0.4		tCK(avg)
tQLS	DQS, DQS# differential output low time	0.4		tCK(avg)
tWPRE	DQS, DQS# differential WRITE Preamble	0.9		tCK(avg)
tWPST	DQS, DQS# differential WRITE Postamble	0.3		tCK(avg)

tDQCK	DQS, DQS# rising edge output access time from rising CK, CK#	-225	225	Ps
tLZ(DQS)	DQS and DQS# low-impedance time (Referenced from RL - 1)	-450	225	Ps
tHZ(DQS)	DQS and DQS# high-impedance time (Referenced from RL + BL/2)	-	225	Ps
tDQSL	DQS, DQS# differential input low pulse width	0.4	0.6	tCK(avg)
tDQSH	DQS, DQS# differential input high pulse width	0.4	0.6	tCK(avg)
tDQSS	DQS, DQS# rising edge to CK, CK# rising edge	-0.25	0.25	tCK(avg)
tDSS	DQS, DQS# falling edge setup time to CK, CK# rising edge	0.2	-	tCK(avg)
tDSH	DQS, DQS# falling edge hold time from CK, CK# rising edge	0.2	-	tCK(avg)
Command and Address Timing				
Symbol	Parameter	Min.	Max.	Unit
tDLLK	DLL locking time	512	-	nCK
tRTP	Internal READ Command to PRECHARGE Command delay	max(4nC K, 7.5ns)	-	
tWTR	Delay from start of internal write transaction to Internal read command	max(4nC K, 7.5ns)	-	
tWR	WRITE recovery time	15	-	ns
tMRD	Mode Register Set command cycle time	4	-	nCK
tMOD	Mode Register Set command update delay	max(12n CK, 15ns)	-	
tRCD	Refer to Section 1 Feature			
tRP	Refer to Section 1 Feature			
tRC	Refer to Section 1 Feature			

tCCD		4	-	nCK
tDAL (min)	Auto precharge write recovery + precharge time	WR + roundup(tRP / tCK(avg))		nCK
tMPRR	Multi-Purpose Register Recovery Time	1	-	nCK
tRAS	ACTIVE to PRECHARGE command period	36	9 tREFI	ns
tRRD	ACTIVE to ACTIVE command period for 1KB page size	max(4nC K, 6ns)	-	
tRRD	ACTIVE to ACTIVE command period for 2KB page size	max(4nC K, 7.5ns)	-	
tFAW	Four activate window for 1KB page size	30	-	ns
tFAW	Four activate window for 2KB page size	45	-	ns
tIS (base)	Command and Address setup time to CK, CK#, referenced to Vih(ac) / Vil(ac) levels.	65		ns
tIH(base)	Command and Address hold time from CK, CK# referenced to Vih(dc) / Vil(dc) levels	140		ps
tIS(base) AC150	Command and Address setup time to CK, CK# referenced to Vih(ac) / Vil(ac) levels	65+125		ps
Calibration Timing				
Symbol	Parameter	Min.	Max.	Unit
tZQinit	Power-up and RESET calibration time	512	-	nCK
tZQoper	Normal operation Full calibration time	256	-	nCK
tZQCS	Normal operation Short calibration time	64	-	nCK
Reset Timing				
Symbol	Parameter	Min.	Max.	Unit
tXPR	Exit Reset from CKE HIGH to a valid command	max(5nC K, tRFC(min) +10ns)	-	


Self Refresh Timings				
Symbol	Parameter	Min.	Max.	Unit
t _{XS}	Exit Self Refresh to commands not requiring a locked DLL	Max(5nCK), tRFC(min) +10ns)		
t _{XSDLL}	Exit Self Refresh to commands requiring a locked DLL.	tDLL(min)	-	nCK
t _{CESR}	Minimum CKE low width for Self Refresh entry to exit timing.	tCKE9min) +1nCK	-	
t _{CSSRE}	Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	Max(5nCK ,10ns)	-	
t _{CSSRX}	Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	Max(5nCK ,10ns)	-	
Power Down Timings				
Symbol	Parameter	Min.	Max.	Unit
t _{XP}	Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	max(3nC K, 6ns)	-	
t _{XPDLL}	Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	max(10nC K CK, 24ns)	-	
t _{CKE}	CKE minimum pulse width	max(3nC K,5ns)	-	
t _{CPDED}	Command pass disable delay	1	-	nCK
t _{PD}	Power Down Entry to Exit Timing	tCK(min)	9*tREFI	
t _{ACTPDEN}	Timing of ACT command to Power Down entry	1	-	nCK

tPRPDEN	Timing of PRE or PREA command to Power Down entry	1	-	nCK
tRDPDEN	Timing of RD/RDA command to Power Down entry	RL+4+1	-	nCK
tWRPDEN	Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	WL + 4 + (tWR / tCK(avg))	-	nCK
tWRAPDEN	Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	WL + 4 + WR + 1	-	nCK
tWRPDEN	Timing of WR command to Power Down entry (BC4MRS)	WL + 2 + (tWR / tCK(avg))	-	nCK
tWRAPDEN	Timing of WRA command to Power Down entry (BC4MRS)	WL + 2 + WR + 1	-	nCK
tREFPDEN	Timing of REF command to Power Down entry	1	-	nCK
tMRSPDEN	Timing of MRS command to Power Down entry	tMOD(mi n)	-	nCK
ODT Timings				
Symbol	Parameter	Min.	Max.	Unit
ODTH4	ODT high time without write command or with write command and BC4	4	-	nCK
ODTH8	ODT high time with Write command and BL8	6	-	nCK
tAONPD	Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	1	9	ns
tAOFPD	Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	1	9	ns
tAON	RTT-turn-on	-250	250	ps
tAOF	RTT_Nom and RTT_WR turn-off time from ODTloff reference	0.3	0.7	tCK(avg)

tADC	RTT dynamic change skew	0.3	0.7	tCK(avg)
------	-------------------------	-----	-----	----------

12. PACKAGE DIMENSION

- (2GB, 1 Rank, 256Mx8 DDR3 base UDIMM)



13. RoHS Declaration

innodisk

宜鼎國際股份有限公司 Innodisk Corporation

Tel:(02)7703-3000 Fax:(02) 7703-3555 Internet: <http://www.innodisk.com/>

RoHS 自我宣告書(RoHS Declaration of Conformity)

Manufacturer Product: All Innodisk EM Flash and Dram products

一、 宜鼎國際股份有限公司（以下稱本公司）特此保證售予貴公司之所有產品，皆符合歐盟2011/65/EU 關於 RoHS 之規範要求。

Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) requirement.

二、 本公司同意因本保證書或與本保證書相關事宜有所爭議時，雙方宜友好協商，達成協議。

Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
Cd	< 100 ppm
Pb	< 1000 ppm
Hg	< 1000 ppm
Chromium VI (Cr+6)	< 1000 ppm
Polybromodiphenyl ether (PBDE)	< 1000 ppm
Polybrominated Biphenyls (PBB)	< 1000 ppm

立 保 證 人 (Guarantor)

Company name 公司名稱：Innodisk Corporation 宜鼎國際股份有限公司

Company Representative 公司代表人：Richard Lee 李鐘亮

Company Representative Title 公司代表人職稱：CEO 執行長

Date 日期：2014 / 07 / 29



(Company Seals/公司大小章)

Revision Log

Rev	Date	Modification
0.1	18 th April 2016	Preliminary Edition
1.0	18 th April 2016	Official released.