

icf 1se2

Standard

Customer:		
Customer		
Part Number:		
Innodisk		
Part Number:		
 Innodisk		
Model Name:		
Date:		

Innodisk	Customer
Approver	Approver

The Total Solution For Industrial Flash Storage



Table of contents

1. INTRO	DUCTION	9
2. FEATU	RES	
	SSIGNMENT	
4. PIN DE	ESCRIPTION	13
5. SPECI	FICATIONS	21
5.1 CE A	ND FCC COMPATIBILITY	21
	S COMPLIANCE	
5.3 Envi	RONMENTAL SPECIFICATIONS	21
5.3.1	Temperature Ranges	
5.3.2	Humidity	
5.3.3	Shock and Vibration	21
5.3.4	Mean Time between Failures (MTBF)	21
5.3.5	Wear-Leveling	22
5.3.6	TBW	22
5.3.7	Mechanical Dimensions	23
5.4 ELEC	TRICAL SPECIFICATIONS	24
5.4.1	DC Characteristic	
5.4.2	Timing Specifications	
5.5 TRAN	SFER FUNCTION	29
5.5.1	True IDE Mode I/O Transfer Function	
5.6 CONF	GURATION REGISTER	30
5.6.1	Configuration Option Register (200h in Attribute Memory)	30
5.6.2	Pin Replacement register (204h in Attribute Memory)	30
5.6.3	Socket and Copy Register (206h in Attribute Memory)	31
5.7 Soft	WARE INTERFACE	32
5.7.1	True IDE Mode Addressing	32
5.7.2	CF-ATA Register	32
5.8 HARD	WARE RESET	36
5.9 Powe	ER ON RESET	36
5.10 SUPP	ORT IDE COMMANDS	37
5.10.1	Check power mode -E5h	38
5.10.2	Execute Device Diagnostic - 90h	
5.10.3	Flush Cache- E7h	39
5.10.4	Identify Device- Ech	41
5.10.5	Idle -97H or E3H	51

in	nodisk
-	I IOGISIN

iCF	1SF2

7	. INNOD	ISK PART NUMBER RULE	81
6	. DEVICE	PARAMETERS	80
	5.10.29	SMART DISABLE OPERATIONS	78
	5.10.28	SMART ENABLE OPERATIONS	77
	5.10.27	SMART Read Data	75
	5.10.26	SMART	75
	5.10.25	Security Disable Password- F6h	73
	5.10.24	Security Freeze Lock- F5h	71
	5.10.23	Security Erase Unit- F4h	68
	5.10.22	Security Erase Prepare- F3h	67
	5.10.21	Security Unlock- F2h	65
	5.10.20	Security Set Password- F1h	62
	5.10.19	Write Sector(s) - 30h	61
	5.10.18	Write Multiple- C5h	58
	5.10.17	Write DMA - Cah	58
	5.10.16	Write Buffer – E8h	57
	5.10.15	Standby Immediate -E0h	57
	5.10.14	Standby -E2h	56
	5.10.13	Set Sleep Mode –E6h	56
	5.10.12	Set Multiple Mode – C6h	55
	5.10.11	Set Features - Efh	54
	5.10.10	Read Verify Sector(s) - 40h	54
	5.10.9	Read Sector(s) - 20h	53
	5.10.8	Read DMA - C8h	52
	5.10.7	Read Buffer - E4h	52
	5.10.6	Idle immediate - 95H or E1H	51
_			



REVISION HISTORY

Revision	Description	Date
Rev 1.0	First release version	March. 2014
Rev 1.1	Modify device parameter	June. 2014
Rev 1.2	Modify PN rule.	August. 2014
Rev 1.3	1. Add 128GB	September. 2014
	2. Add E-mark certification	
	3. Add SAEJ1113 Report	
Rev 1.4	Add Toshiba 15nm Flash support & performance	DEC. 2015
	Add TBW table	
Rev 1.5	Edit Pin assignment	Aug. 2016
Rev 1.6	Revised Capacity	Dec. 2016
Rev 1.7	Updated CE/FCC certification (EN 55032)	Apr. 2017
Rev 1.8	Revised LBA info	Aug. 2017
Rev 1.9	Modify 15nm MLC Performance	July 2018
Rev 1.10	1. Remove 19nm MLC	Mar. 2019
	2. Update RoHS / REACH / MSL	
Rev 1.11	Add 1CH info.	Sep. 2021
	Remove appendix	
	Revise storage temperature	
Rev 1.12	Revise True IDE Mode I/O Decoding info.	Oct. 2021
Rev 1.13	Revise PN rule	Feb. 2022
Rev 1.14	Rev 1.14 Revise TBW	
Rev 1.15	Update Mechanical Drawing	Oct., 2024
	Remove Write Protect Function	
Rev 1.16	Update Mechanical Drawing	Mar., 2025



List of Tables

Table 1: 15nm MLC Performance	10
TABLE 2: ICF 1SE2 PIN ASSIGNMENTS	11
TABLE 3: ICF 1SE2 PIN DESCRIPTION	13
Table 4: Shock/Vibration Test for iCF 1SE2	21
TABLE 5: ICF 1SE2 MTBF	22
TABLE 6: TRUE IDE PIO MODE READ/WRITE TIMING	25
TABLE 7: TRUE IDE MULTIWORD DMA READ/WRITE TIMING	26
Table 8: Timing Diagram, Ultra DMA Mode 0-6	26
TABLE 9: TRUE IDE MODE I/O FUNCTION	29
Table 10: Configuration Option Register	30
Table 11: Information for Configuration Option Register	30
Table 12: Pin Replacement Register	30
Table 13: Information for Pin Replacement Register	31
TABLE 14: SOCKET AND COPY REGISTER	31
Table 15: Information for Socket and Copy Register	31
TABLE 16: TRUE IDE MODE I/O DECODING	32
Table 17: Data Register	32
Table 18: Error Register	33
Table 19: Feature Register	33
Table 20: Sector Count Register	33
Table 21: Sector Number Register	33
Table 22: Cylinder Low Register	33
Table 23: Cylinder High Register	34
Table 24: Device/Head Register	34
Table 25: Status Register	34
Table 26: Device Control Register	35
Table 27: Drive Address Register	35
Table 28: Timing Diagram, Hardware Reset	36
Table 29: Timing Diagram, Power On Reset	36
Table 30: IDE Commands	37
Table 31: Check power mode information	38
Table 32: Execute device diagnostic information	38
Table 33: Diagnostic	39
Table 34: Flush cache command for inputs information	39
Table 35: Flush cache command for normal output information	39
Table 36: Flush cache command for error output information	40
Table 37: Identify device information	41

TABLE 38: IDENTIFY DEVICE INFORMATION	
Table 39: Idle information	1
Table 40: Idle immediate information	1
Table 41: Read buffer information	2
TABLE 42: READ DMA INFORMATION	2
TABLE 43: READ SECTOR INFORMATION	3
Table 44: Read verify sector information	4
Table 45: Set feature information	4
TABLE 46: FEATURE SUPPORTED	5
TABLE 47: SET MULTIPLE MODE INFORMATION	5
TABLE 48: SET SLEEP MODE INFORMATION	5
Table 49: Standby information5	5
Table 50: Standby immediate information	7
TABLE 51: WRITE BUFFER INFORMATION	7
TABLE 52: WRITE DMA INFORMATION	3
TABLE 53: WRITE MULTIPLE COMMAND FOR INPUTS INFORMATION	Э
TABLE 54: WRITE MULTIPLE COMMAND FOR NORMAL OUTPUT INFORMATION	Э
TABLE 55: WRITE MULTIPLE COMMAND FOR NORMAL OUTPUT INFORMATION	J
Table 56: Write sector information6	1
Table 57: Security set password command for inputs information 6	2
TABLE 58: SECURITY SET PASSWORD COMMAND FOR NORMAL OUTPUTS INFORMATION6	3
TABLE 59: SECURITY SET PASSWORD COMMAND FOR ERROR OUTPUTS INFORMATION 6	3
TABLE 60: SECURITY SET PASSWORD COMMAND'S DATA CONTENT	4
TABLE 61: SECURITY SET PASSWORD COMMAND'S IDENTIFIER AND SECURITY LEVEL BIT	
INTERACTION6	4
TABLE 62: SECURITY UNLOCK COMMAND FOR INPUTS INFORMATION	5
TABLE 63: SECURITY UNLOCK COMMAND FOR INPUTS INFORMATION	5
TABLE 64: SECURITY UNLOCK COMMAND FOR INPUTS INFORMATION	5
Table 65: Security erase prepare command for inputs information	7
TABLE 66: SECURITY ERASE PREPARE COMMAND FOR NORMAL OUTPUTS INFORMATION6	7
TABLE 67: SECURITY ERASE PREPARE COMMAND FOR ERROR OUTPUTS INFORMATION 6	3
TABLE 68: SECURITY ERASE UNIT COMMAND FOR INPUTS INFORMATION	Э
TABLE 69: SECURITY ERASE UNIT COMMAND FOR NORMAL OUTPUTS INFORMATION6	Э
TABLE 70: SECURITY ERASE UNIT COMMAND FOR ERROR OUTPUTS INFORMATION 6	Э
TABLE 71: SECURITY ERASE UNIT PASSWORD INFORMATION	1
TABLE 72: SECURITY FREEZE LOCK FOR INPUTS INFORMATION	1
TABLE 73: SECURITY FREEZE LOCK FOR NORMAL OUTPUTS INFORMATION	2
TABLE 74: SECURITY FREEZE LOCK FOR ERROR OUTPUTS INFORMATION	2
TABLE 75: SECURITY DISABLE PASSWORD COMMAND FOR INPUTS INFORMATION	3



TABLE 76: SECURITY DISABLE PASSWORD COMMAND FOR NORMAL OUTPUTS INFORMATION.	74
TABLE 77: SECURITY DISABLE PASSWORD COMMAND FOR ERROR OUTPUTS INFORMATION	74
TABLE 78: SECURITY DISABLE PASSWORD COMMAND CONTENT	75
TABLE 79: SMART FEATURE REGISTER VALUES	75
TABLE 80: SMART COMMAND FOR INPUTS INFORMATION	76
TABLE 81: SMART COMMAND FOR NORMAL OUTPUTS INFORMATION	76
TABLE 82: SMART DATA STRUCTURE	76
TABLE 83: SMART ENABLE COMMAND FOR INPUTS INFORMATION	77
TABLE 84: SMART COMMAND FOR NORMAL OUTPUTS INFORMATION	78
TABLE 85: SMART DISABLE COMMAND FOR INPUTS INFORMATION	78
TABLE 86: SMART COMMAND FOR NORMAL OUTPUTS INFORMATION	79
Table 87: Device parameter	80





List of Figures

FIGURE 1: MECHANICAL DIMENSION OF ICF 1SE2	23
FIGURE 2: READ/WRITE TIMING DIAGRAM, PIO MODE	24
FIGURE 3: TRUE IDE MULTIWORD DMA MODE READ/WRITE TIMING	25
FIGURE 4: TIMING DIAGRAM, POWER ON RESET	36



1. Introduction

The Innodisk Industrial CompactFlash® 1SE2 Memory Card (iCF 1SE2) products provide high capacity solid-state flash memory that electrically complies with the True IDE Mode that is electrically compatible with an IDE disk drive. The original CF form factor card can be used in any system that has a CF slot. Designed to replace traditional rotating disk drives, Innodisk Industrial CompactFlash® 1SE2 Memory Cards are embedded solid-state data storage systems for mobile computing and the industrial work place. The Industrial CompactFlash® features an extremely lightweight, reliable, low-profile form factor. Industrial CompactFlash® 1SE2 (iCF 1SE2) support advanced PIO (0-6), Multiword DMA (0-4), Ultra DMA (0-7) transfer mode, multi-sector transfers, and LBA addressing.

2. Features

The Industrial ATA products provide the following system features:

- · Capacities:
 - 512MB/1GB/2GB/4GB/8GB16GB/32GB/64GB
- Fully compatible with CompactFlash® specification version 6.0
- · Fully compatible with PC Card Standard.
- Fully compatible with the IDE standard interface, ATA Standard
- Three access modes
 - True IDE Mode
 - PC Card Memory Mode
 - PC Card I/O Mode
- ECC (Error Correction Code) function: 72 bits/ per 1 Kbyte
- +3.3V/+5V single power supply operation
- · Support Auto Stand-by and Sleep Mode.
- Power Consumption
 - Active mode
 - 5V:

Read: 270mA(typ)
Write: 280mA(typ)
Idle: 165mA(typ)

• Support transfer modes: PIO(0-6), Multiword DMA (0-4) and Ultra DMA(0-7)



• R/W performance:

Table 1: Performance - 24nm SLC

Flash type	Capacity	Unit	Max. Read	Max. Write
	1GB(2CH)		60	40
	2GB(2CH)		60	40
	4GB(2CH)		65	50
	8GB(2CH)	MB/s	65	50
	16GB(2CH)		85	70
24nm SLC	32GB(2CH)		85	70
	64GB(2CH)		85	70
	512MB(1CH)	MD/-	30	20
	1GB(1CH)		30	20
	2GB(1CH)	MB/s	35	25
	4GB(1CH)		35	30

- Operating temperature range:

Standard Grade: $0^{\circ}\text{C} \sim +70^{\circ}\text{C}$ Industrial Grade: $-40^{\circ}\text{C} \sim +85^{\circ}\text{C}$

• Storage temperature range: -40°C $\sim +85$ °C



3. Pin Assignment

See Table 1 for iCF 1SE2 pin assignments.

Table 2: iCF 1SE2 Pin Assignments

PC C	ard Memo	ry Mode	PC	Card I/O	Mode		True IDE N	1ode
Pin No.	Name	I/O	Pin No.	Name	I/O	Pin No.	Name	I/O
1	GND		1	GND		1	GND	
2	D03	I/O	2	D03	I/O	2	D03	I/O
3	D04	I/O	3	D04	I/O	3	D04	I/O
4	D05	I/O	4	D05	I/O	4	D05	I/O
5	D06	I/O	5	D06	I/O	5	D06	I/O
6	D07	I/O	6	D07	I/O	6	D07	I/O
7	-CE1	I	7	-CE1	I	7	-CS0	I
8	A10	I	8	A10	I	8	A10 ²	I
9	-OE	I	9	-OE	I	9	-ATA SEL	I
10	A09	I	10	A09	I	10	A09 ²	I
11	A08	I	11	A08	I	11	A08 ²	I
12	A07	I	12	A07	I	12	A07 ²	I
13	VCC		13	VCC		13	VCC	
14	A06	I	14	A06	I	14	A06 ²	I
15	A05	I	15	A05	I	15	A05 ²	I
16	A04	I	16	A04	I	16	A04 ²	I
17	A03	I	17	A03	I	17	A03 ²	I
18	A02	I	18	A02	I	18	A02	I
19	A01	I	19	A01	I	19	A01	I
20	A00	I	20	A00	I	20	A00	I
21	D00	I/O	21	D00	I/O	21	D00	I/O
22	D01	I/O	22	D01	I/O	22	D01	I/O
23	D02	I/O	23	D02	I/O	23	D02	I/O
24	WP	0	24	-IOIS16	0	24	-IOCS16	0
25	-CD2	0	25	-CD2	0	25	-CD2	0
26	-CD1	0	26	-CD1	0	26	-CD1	0
27	D11 ¹	I/O	27	D11 ¹	I/O	27	D11 ¹	I/O
28	D12 ¹	I/O	28	D12 ¹	I/O	28	D12 ¹	I/O
29	D13 ¹	I/O	29	D13 ¹	I/O	29	D13 ¹	I/O
30	D14 ¹	I/O	30	D14 ¹	I/O	30	D14 ¹	I/O





31	D15 ¹	I/O	31	D15 ¹	I/O	31	D15 ¹	I/O
32	-CE2 ¹	I	32	-CE2 ¹	I	32	-CS1 ¹	I
33	-VS1	0	33	-VS1	0	33	-VS1	0
	-IORD			-IORD			-IORD ⁷	
34	HSTROBE ¹⁰	I	34	HSTROBE ¹⁰	I	34	HSTROBE ⁸	I
	HDMARDY ¹¹			HDMARDY ¹¹			-HDMARDY ⁹	
25	-IOWR	т	25	-IOWR	т	25	-IOWR ⁷	т
35	STOP ^{10,11}	I	35	STOP ^{10,11}	I	35	STOP ^{8, 9}	I
36	-WE	I	36	-WE	I	36	-WE ³	I
37	READY	0	37	-IREQ	0	37	INTRQ	0
38	VCC		38	VCC		38	VCC	
39	-CSEL ⁵	I	39	-CSEL⁵	I	39	-CSEL	I
40	-VS2	0	40	-VS2	0	40	-VS2	0
41	RESET	I	41	RESET	I	41	-RESET	I
	-WAIT			-WAIT			IORDY ⁷	
42	-DDMARDY ¹⁰	0	42	-DDMARDY ¹⁰	0	42	-DDMARDY ⁸	0
	DSTROBE ¹¹			DSTROBE ¹¹			DSTROBE ⁹	
43	-INPACK	0	43	-INPACK		43	DMARO	0
43	-DMARQ ¹²	U	43	-DMARQ ¹²	0	43	DMARQ	О
44	-REG	I	44	-REG	I	44	-DMACK ⁶	I
44	-DMACK ¹²	1	44	DMACK ¹²	1	44	-DMACK*	1
45	BVD2	0	45	-SPKR	0	45	-DASP	I/O
46	BVD1	0	46	-STSCHG	0	46	-PDIAG	I/O
47	D08 ¹	I/O	47	D08 ¹	I/O	47	D08 ¹	I/O
48	D09 ¹	I/O	48	D09 ¹	I/O	48	D09 ¹	I/O
49	D10 ¹	I/O	49	D10 ¹	I/O	49	D10 ¹	I/O
50	GND		50	GND		50	GND	

Note:

- 1) These signals are required only for 16 bit accesses and not required when installed in 8 bit systems. Devices should allow for 3-state signals not to consume current.
- 2) The signal should be grounded by the host.
- 3) The signal should be tied to VCC by the host.
- 4) The mode is optional for CF+ Cards, but required for CompactFlash Storage Cards.
- 5) The -CSEL signal is ignored by the card in PC Card modes. However, because it is not pulled up on the card in these modes, it should not be left floating by the host in PC Card modes. In these modes, the pin should be connected by the host to PC Card A25 or grounded by the host.
- 6) If DMA operations are not used, the signal should be held high or tied to VCC by the host. For proper operation in older hosts: while DMA operations are not active, the card shall ignore this signal,



including a floating condition

- 7) Signal usage in True IDE Mode except when Ultra DMA mode protocol is active.
- 8) Signal usage in True IDE Mode when Ultra DMA mode protocol DMA Write is active.
- 9) Signal usage in True IDE Mode when Ultra DMA mode protocol DMA Read is active.
- 10) Signal usage in PC Card I/O and Memory Mode when Ultra DMA mode protocol DMA Write is active.
- 11) Signal usage in PC Card I/O and Memory Mode when Ultra DMA mode protocol DMA Read is active.
- 12) Signal usage in PC Card I/O and Memory Mode when Ultra DMA protocol is active.
- 13) Signal is a totem-pole output during Ultra DMA data bursts in True IDE mode.

4. Pin Description

Table 2 describes the pin descriptions for iCF 1SE2

Table 3: iCF 1SE2 Pin Description

Pin Name	Pin No.	I/ O	Description
A10-A00	8,10,11,12,	I	These address lines along with the -REG signal are used to select the
(PC Card Memory Mode)	14,15,16,17,		following: The I/O port address registers within the CompactFlash
	18,19,20		Storage Card or CF+ Card, the memory mapped port address
			registers within the CompactFlash Storage Card or CF+ Card, a byte
			in the card's information structure and its configuration control and
A10 - A00 (PC Card I/O			status registers.
Mode)			This signal is the same as the PC Card Memory Mode signal.
A10 - A00 (PC Card I/O	18.19.20		In True IDE Mode, only A[02:00] are used to select the one of eight
Mode)			registers in the Task File, the remaining address lines should be
			grounded by the host.
BVD1 (PC Card Memory	46	I/O	This signal is asserted high, as BVD1 is not supported.
Mode)			
-STSCHG (PC Card I/O			This signal is asserted low to alert the host to changes in the READY
Mode) Status Changed			and Write Protect states, while the I/O interface is configured. Its use
			is controlled by the Card Config and Status Register.
-PDIAG (True IDE Mode)			In the True IDE Mode, this input / output is the Pass Diagnostic signal
			in the Master / Slave handshake protocol.
BVD2 (PC Card Memory			This signal is asserted high, as BVD2 is not supported.
Mode)	45	1/0	
-SPKR (PC Card I/O	43	I/O	This line is the Binary Audio output from the card. If the Card does not
Mode)			support the Binary Audio function, this line should be held negated.



-DASP (True IDE Mode)			In the True IDE Mode, this input/output is the Disk Active/Slave
			Present signal in the Master/Slave handshake protocol.
-CD1, -CD2 (PC Card			These Card Detect pins are connected to ground on the CompactFlash
Memory Mode)			Storage Card or CF+ Card. They are used by the host to determine
			that the CompactFlash Storage Card or CF+ Card is fully inserted into
			its socket.
-CD1, -CD2 (PC Card I/O	26, 25	0	This signal is the same for all modes.
Mode)			
-CD1, -CD2 (True IDE			This signal is the same for all modes.
Mode)			
-CE1, -CE2 (PC Card	7, 32	I	These input signals are used both to select the card and to indicate to
Memory Mode) Card			the card whether a byte or a word operation is being performedCE2
Enable			always accesses the odd byte of the wordCE1 accesses the even
			byte or the Odd byte of the word depending on AO and -CE2. A
			multiplexing scheme based on A0, -CE1, -CE2 allows 8 bit hosts to
			access all data on D0-D7. See Table 30, Table 33, Table 35, Table 39,
			Table 41 and Table 42. While (-) DMACK is asserted, -CE1 and -CE2
			shall be held negated and the width of the transfers shall be 16 bits.
-CE1, -CE2 (PC Card I/O			This signal is the same as the PC Card Memory Mode signal.
Mode) Card Enable			
-CS0, -CS1 (True IDE			In the True IDE Mode, -CS0 is the address range select for the task file
Mode)			registers while -CS1 is used to select the Alternate Status Register
			and the Device Control Register.
			While -DMACK is asserted, -CS0 and -CS1 shall be held negated and
			the width of the transfers shall be 16 bits.
-CSEL (PC Card Memory	39	I	This signal is not used for this mode, but should be connected by the
Mode)			host to PC Card A25 or grounded by the host.
-CSEL (PC Card I/O			This signal is not used for this mode, but should be connected by the
Mode)			host to PC Card A25 or grounded by the host.
-CSEL (True IDE Mode)			This internally pulled up signal is used to configure this device as a
			Master or a Slave when configured in the True IDE Mode. When this
			pin is grounded, this device is configured as a Master. When the pin is
			open, this device is configured as a Slave.
D15 - D00 (PC Card	2 2 4 5 621		These lines carry the Data, Commands and Status information
Memory Mode)	2,3,4,5,631,		between the host and the controller. D00 is the LSB of the Even Byte
	30,2928,27,4	I/O	of the Word. D08 is the LSB of the Odd Byte of the Word.
D15 - D00 (PC Card I/O	948,47,2322,		This signal is the same as the PC Card Memory Mode signal.
Mode)	21		



		In True IDE Mode, all Task File operations occur in byte mode on the
		low order bus D[7:0] while all data transfers are 16 bit using D[15:0].
		low order bus D[7.0] writte all data transfers are 10 bit using D[13.0].
		Ground.
4 50		
1, 50	-	This signal is the same for all modes.
		This signal is the same for all modes.
		This signal is not used in this mode.
		The Input Acknowledge signal is asserted by the CompactFlash
		Storage Card or CF+ Card when the card is selected and responding to
		an I/O read cycle at the address that is on the address bus. This signal
		is used by the host to control the enable of any input data buffers
		between the CompactFlash Storage Card or CF+ Card and the CPU.
		Hosts that support a single socket per interface logic, such as for
		Advanced Timing Modes and Ultra DMA operation may ignore the
		INPACK signal from the device and manage their input buffers based
		solely on Card Enable signals.
43	0	This signal is a DMA Request that is used for DMA data transfers
		between host and device. It shall be asserted by the device when it is
		ready to transfer data to or from the host. For Multiword DMA
		transfers, the direction of data transfer is controlled by -IORD and
		-IOWR. This signal is used in a handshake manner with (-)DMACK,
		i.e., the device shall wait until the host asserts (-)DMACK before
		negating (-)DMARQ, and re-asserting (-)DMARQ if there is more data
		to transfer.
		In PCMCIA I/O Mode, the -DMARQ shall be ignored by the host while
		the host is performing an I/O Read cycle to the device. The host shall
		not initiate an I/O Read cycle while -DMARQ is asserted by the device.
		In True IDE Mode, DMARQ shall not be driven when the device is not
		selected in the Drive-Head register.
		While a DMA operation is in progress, -CS0 (-CE1) and -CS1 (-CE2)
		shall be held negated and the width of the transfers shall be 16 bits.
	1, 50	



			If there is no hardware support for True IDE DMA mode in the host,
			this output signal is not used and should not be connected at the host.
			In this case, the BIOS must report that DMA mode is not supported by
			the host so that device drivers will not attempt DMA mode operation.
			A host that does not support DMA mode and implements both PC Card
			and True IDE modes of operation need not alter the PC Card mode
			connections while in True IDE mode as long as this does not prevent
			proper operation in any mode.
-IORD (PC Card Memory			This signal is not used in this mode.
Mode except Ultra DMA			
Protocol Active)			
-IORD (PC Card I/O			This is an I/O Read strobe generated by the host. This signal gates I/O
Mode except Ultra DMA			data onto the bus from the CompactFlash Storage Card or CF+ Card
Protocol Active)			when the card is configured to use the I/O interface.
-IORD (True IDE Mode –			In True IDE Mode, while Ultra DMA mode is not active, this signal has
Except Ultra DMA			the same function as in PC Card I/O Mode.
Protocol Active)	24	_	
-HDMARDY (All Modes -	34	Ι	In all modes when Ultra DMA mode DMA Read is active, this signal is
Ultra DMA Protocol DMA			asserted by the host to indicate that the host is ready to receive Ultra
Read)			DMA data-in bursts. The host may negate -HDMARDY to pause an
			Ultra DMA transfer.
HSTROBE (All Modes -			In all modes when Ultra DMA mode DMA Write is active, this signal is
Ultra DMA Protocol DMA			the data out strobe generated by the host. Both the rising and falling
Write)			edge of HSTROBE cause data to be latched by the device. The host
			may stop generating HSTROBE edges to pause an Ultra DMA data-out
			burst.
-IOWR (PC Card Memory			This signal is not used in this mode.
Mode – Except Ultra DMA			
Protocol Active)			
-IOWR (PC Card I/O			The I/O Write strobe pulse is used to clock I/O data on the Card Data
Mode – Except Ultra DMA			bus into the CompactFlash Storage Card or CF+ Card controller
Protocol Active)	35	I	registers when the CompactFlash Storage Card or CF+ Card is
		1	configured to use the I/O interface.
			The clocking shall occur on the negative to positive edge of the signal
			(trailing edge).
-IOWR (True IDE Mode –			In True IDE Mode, while Ultra DMA mode protocol is not active, this
Except Ultra DMA			signal has the same function as in PC Card I/O Mode. When Ultra DMA
Protocol Active)			mode protocol is supported, this signal must be negated before



			entering Ultra DMA mode protocol.
STOP (All Modes – Ultra			In All Modes, while Ultra DMA mode protocol is active, the assertion of
DMA Protocol Active)			this signal causes the termination of the Ultra DMA data burst.
ŕ			_
-OE (PC Card Memory			This is an Output Enable strobe generated by the host interface. It is
Mode)			used to read data from the CompactFlash Storage Card or CF+ Card in
			Memory Mode and to read the CIS and configuration registers.
-OE (PC Card I/O Mode)	9	I	In PC Card I/O Mode, this signal is used to read the CIS and
			configuration registers.
-ATA SEL (True IDE			To enable True IDE Mode this input should be grounded by the host.
Mode)			
READY (PC Card Memory			In Memory Mode, this signal is set high when the CompactFlash
Mode)			Storage Card or CF+ Card is ready to accept a new data transfer
			operation and is held low when the card is busy.
			At power up and at Reset, the READY signal is held low (busy) until
			the CompactFlash Storage Card or CF+ Card has completed its power
			up or reset function. No access of any type should be made to the
			CompactFlash Storage Card or CF+ Card during this time.
			Note, however, that when a card is powered up and used with RESET
	27		continuously disconnected or asserted, the Reset function of the
	37	0	RESET pin is disabled. Consequently, the continuous assertion of
			RESET from the application of power shall not cause the READY signal
			to remain continuously in the busy state.
-IREQ (PC Card I/O			I/O Operation – After the CompactFlash Storage Card or CF+ Card
Mode)			has been configured for I/O operation, this signal is used as -Interrupt
			Request. This line is strobed low to generate a pulse mode interrupt or
			held low for a level mode interrupt.
INTRQ (True IDE Mode)			In True IDE Mode signal is the active high Interrupt Request to the
	_		host.



-REG (PC Card Memory			This is a DMA Acknowledge signal that is asserted by the host in
Mode – Except Ultra DMA			response to DMARQ to initiate DMA transfers. While DMA operations
Protocol Active) Attribute			are not active, the card shall ignore the -DMACK signal, including a
Memory Select			floating condition. If DMA operation is not supported by a True IDE
			Mode only host, this signal should be driven high or connected to VCC
			by the host.
-REG (PC Card I/O Mode			The signal shall also be active (low) during I/O Cycles when the I/O
– Except Ultra DMA			address is on the Bus.
Protocol Active)			In PC Card I/O Mode, when Ultra DMA Protocol is supported by the
			host and the host has enabled Ultra DMA protocol on the card the,
	4.4		host shall keep the -REG signal asserted during the execution of any
	44	I	DMA Command by the device.
-DMACK (PC Card			This is a DMA Acknowledge signal that is asserted by the host in
Memory Mode when			response to (-)DMARQ to initiate DMA transfers.
Ultra DMA Protocol			In True IDE Mode, while DMA operations are not active, the card shall
Active) DMACK (PC Card			ignore the (-)DMACK signal, including a floating condition.
I/O Mode when Ultra			If DMA operation is not supported by a True IDE Mode only host, this
DMA Protocol Active)			signal should be driven high or connected to VCC by the host.
-DMACK (True IDE Mode)			A host that does not support DMA mode and implements both PC Card
			and True-IDE modes of operation need not alter the PC Card mode
			connections while in True-IDE mode as long as this does not prevent
			proper operation all modes.
RESET (PC Card Memory			The CompactFlash Storage Card or CF+ Card is Reset when the RESET
Mode)			pin is high with the following important exception:
			The host may leave the RESET pin open or keep it continually high
			from the application of power without causing a continuous Reset of
			the card. Under either of these conditions, the card shall emerge from
	44		power-up having completed an initial Reset.
	41	I	The CompactFlash Storage Card or CF+ Card is also Reset when the
			Soft Reset bit in the Card Configuration Option Register is set.
RESET (PC Card I/O			This signal is the same as the PC Card Memory Mode signal.
Mode)			
-RESET (True IDE Mode)			In the True IDE Mode, this input pin is the active low hardware reset
			from the host.
VCC (PC Card Memory			+5 V, +3.3 V power.
Mode)	12.20		
VCC (PC Card I/O Mode)	13, 38	-	This signal is the same for all modes.
VCC (True IDE Mode)			This signal is the same for all modes.



-VS1 -VS2 (PC Card			Voltage Sense SignalsVS1 is grounded on the Card and sensed by
Memory Mode)			the Host so that the CompactFlash Storage Card or CF+ Card CIS can
			be read at 3.3 volts and -VS2 is reserved by PCMCIA for a secondary
			voltage and is not connected on the Card.
-VS1 -VS2 (PC Card I/O	33, 40	0	This signal is the same for all modes.
Mode)			
-VS1 -VS2 (True IDE			This signal is the same for all modes.
Mode)			
-WAIT (PC Card Memory			The -WAIT signal is driven low by the CompactFlash Storage Card or
Mode – Except Ultra DMA			CF+ Card to signal the host to delay completion of a memory or I/O
Protocol Active)			cycle that is in progress.
-WAIT (PC Card I/O			This signal is the same as the PC Card Memory Mode signal.
Mode – Except Ultra DMA			
Protocol Active)			
IORDY (True IDE Mode –			In True IDE Mode, except in Ultra DMA modes, this output signal may
Except Ultra DMA			be used as IORDY.
Protocol Active)	42		
-DDMARDY (All Modes -	42	0	In all modes, when Ultra DMA mode DMA Write is active, this signal is
Ultra DMA Write Protocol			asserted by the device during a data burst to indicate that the device
Active)			is ready to receive Ultra DMA data out bursts. The device may negate
			-DDMARDY to pause an Ultra DMA transfer.
DSTROBE (All Modes -			In all modes, when Ultra DMA mode DMA Read is active, this signal is
Ultra DMA Read Protocol			the data in strobe generated by the device. Both the rising and falling
Active)			edge of DSTROBE cause data to be latched by the host. The device
			may stop generating DSTROBE edges to pause an Ultra DMA data in
			burst.
-WE (PC Card Memory			This is a signal driven by the host and used for strobing memory write
Mode)			data to the registers of the CompactFlash Storage Card or CF+ Card
			when the card is configured in the memory interface mode. It is also
	26		used for writing the configuration registers.
-WE (PC Card I/O Mode)	36 I	I	In PC Card I/O Mode, this signal is used for writing the configuration
			registers.
-WE (True IDE Mode)			In True IDE Mode, this input signal is not used and should be
			connected to VCC by the host.
WP (PC Card Memory			Memory Mode – The CompactFlash Storage Card or CF+ Card does
Mode) Write Protect	24		not have a write protect switch. This signal is held low after the
	24	0	completion of the reset initialization sequence.
-IOIS16 (PC Card I/O			I/O Operation – When the CompactFlash Storage Card or CF+ Card is





Mode)		configured for I/O Operation Pin 24 is used for the -I/O Selected is 16
		Bit Port (-IOIS16) function. A Low signal indicates that a 16 bit or odd
		byte only operation can be performed at the addressed port.
-IOCS16 (Tr	ue IDE	In True IDE Mode this output signal is asserted low when this device is
Mode)		expecting a word data transfer cycle.



5. Specifications

5.1 CE and FCC Compatibility

iCF 1SE2 conforms to CE and FCC requirements.

5.2 RoHS Compliance

iCF 1SE2 is fully compliant with RoHS directive.

5.3 Environmental Specifications

5.3.1 Temperature Ranges

Operating Temperature Range:

- Standard Grade: 0°C to +70°C

- Industrial Grade: -40°C to +85°C

Storage Temperature Range: -40°C to +85°C

5.3.2 Humidity

Relative Humidity: 10-95%, non-condensing

5.3.3 Shock and Vibration

Table 4: Shock/Vibration Test for iCF 1SE2

Reliability	Test Conditions	Reference Standards
Vibration	7 Hz to 2 KHz, 20G, 3 axes	IEC 68-2-6
Mechanical Shock	Duration: 0.5ms, 1500G, 3 axes	IEC 68-2-27

5.3.4 Mean Time between Failures (MTBF)

Table 4 summarizes the MTBF prediction results for various iCF 1SE2 configurations. The analysis was performed using a RAM Commander $^{\text{m}}$ failure rate prediction.

- **Failure Rate**: The total number of failures within an item population, divided by the total number of life units expended by that population, during a particular measurement interval under stated condition.
- **Mean Time between Failures (MTBF):** A basic measure of reliability for repairable items: The mean number of life units during which all parts of the item perform within their specified limits, during a particular measurement interval under stated conditions.



Table 5: iCF 1SE2 MTBF

Product	Condition	MTBF (Hours)
iCF 1SE2	Telcordia SR-332 GB, 25°C	>3,000,000

5.3.5 Wear-Leveling

Flash memory can be erased a limited number of times. This number is called the erase cycle limit or write endurance limit and is defined by the flash array vendor. The erase cycle limit applies to each individual erase block in the flash device. iCF 1SE2 uses a wear-leveling algorithm to ensure that consecutive writes of a specific sector are not written physically to the same page in the flash. This spreads flash media usage evenly across all pages, thereby maximizing flash lifetime.

5.3.6 TBW

Parameter	Value
Read Cycles	Unlimited Read Cycles
Wear-Leveling Algorithm	Support
Bad Blocks Management	Support
Error Correct Code	Support
Thermal Sensor	Support
TBW*(Total Bytes Written)	Unit: TB
512MB	29
1GB	59
2GB	117
4GB	234
8GB	469
16GB	938
32GB	1875
64GB	3750

^{*}Total bytes written is based on JEDEC 218. (Solid-State Drive Requirements and Endurance Test Method)

^{**}Lifespan is calculated by device written per day.



5.3.7 Mechanical Dimensions

Mechanical Dimension: 42.80 x 36.40 x 3.30mm (W/T/H)




Figure 1: Mechanical Dimension of iCF 1SE2

23 V1.16 TPS, Mar., 2025



5.4 Electrical Specifications

5.4.1 DC Characteristic

Power supply requirement: 5V±0.5V DC or 3.3±0.3V

5.4.2 Timing Specifications

5.4.2.1 True IDE PIO Mode Read/Write Timing Specification




Figure 2: Read/Write Timing Diagram, PIO Mode

Note:

- 1. Device address comprises CS1#, CS0#, and HA[2:0].
- 2. Data comprises HD[15:0] (16-bit) or HD[7:0] (8-bit).
- 3. The negation of DSTROBE by the device is used to lengthen the PIO cycle. Whether the cycle is to be extended is determined by the host after Ta from the assertion of HIOR# or HIOW#. The assertion and negation of DSTROBE is described in the following three cases. (a) The device never negates DSTROBE: No wait is generated. (b) Device drives DSTROBE low before Ta: a wait is generated. The cycle is completed after DSTROBE is reasserted. For cycles in which a wait is generated and HIOR# is asserted, the device places read data on D15-D00 for Trd before DSTROBE is asserted.



Table 6: True IDE PIO Mode Read/Write Timing

PIC	timing parameters	Mode 0	Mode 1	Mode 2	Mode 3	Mode 4
t ₀	Cycle time (min.)	600	383	240	180	120
t ₁	Address valid to HIOR-/HIOW-setup (min.)	70	50	30	30	25
t ₂	HIOR-/HIOW- 16-bit (min.)	165	125	100	80	70
t ₂	HIOR-/HIOW- Register 8-bit (min.)	290	290	290	80	70
t _{2i}	HIOR-/HIOW- recovery time (min.)	-	-	-	70	25
t ₃	HIOW- data setup (min.)	60	45	30	30	20
t ₄	HIOW- data hold (min.)	30	20	15	10	10
t ₅	HIOR- data setup (min.)	50	35	20	20	20
t ₆	HIOR- data hold (min.)	5	5	5	5	5
t _{6z}	HIOR- data tri-state (max.)	30	30	30	30	30
t ₉	HIOR-/HIOW- to address valid hold	20	15	10	10	10
t _R	Read data valid to IORDY active (min.)	0	0	0	0	0
t _A	IORDY setup time	35	35	35	35	35
t _B	IORDY pulse width (max.)	1250	1250	1250	1250	1250
t c	IORDY assertion to release (max.)	5	5	5	5	5

5.4.2.2 True IDE Multiword DMA Mode Read/Write Timing Specification




Figure 3: True IDE Multiword DMA Mode Read/Write Timing



Note:

- 1. If a card cannot sustain continuous, minimum cycle time DMA transfers, it may negate DMARQ during the time from the start of a DMA transfer cycle (to suspend DMA transfers in progress) and reassertion of the signal at a relatively later time to continue DMA transfer operations.
- 2. The host may negate this signal to suspend the DMA transfer in progress.

Table 7: True IDE Multiword DMA Read/Write Timing

Mult	iword DMA timing parameters	Mode 0	Mode 1	Mode 2
t ₀	Cycle time (min.)	480	150	120
t₀	HIOR-/HIOW- assertion width (min.)	215	80	70
t⊧	HIOR- data access (max.)	150	60	50
t _F	HIOR- data hold (min.)	5	5	5
t _G	HIOR-/HIOW- data setup (min.)	100	30	20
tн	HIOW- data hold (min.)	20	15	10
tı	DMACK to HIOR-/HIOW- setup (min.)	0	0	0
tı	HIOR-/HIOW- to DMACK hold (min.)	20	5	5
t _{KR}	HIOR- negated width (min.)	50	50	25
t _{KW}	HIOW- negated width (min.)	215	50	25
t _{LR}	HIOR- to DMARQ delay (max.)	120	40	35
t_LW	HIOW- to DMARQ delay (max.)	40	40	35
t _M	CS1-, CS0- valid to HIOR-/HIOW-	50	30	25
t _N	CS1-, CS0- hold	15	10	10

5.4.2.3 True IDE Ultra DMA Mode Data Burst Timing Specification

Table 8: Timing Diagram, Ultra DMA Mode 0-6

Ultr	Ultra DMA timing		Mode 0 Mo		Mode 1 Mod		le 2 Mode 3		e 3	Mode 4		Mode 5		Mode 6	
para	parameters		Max.	Min.	Max.	Min.	Min.	Max.	Min.	Max.	Max.	Max.	Min.	Max.	Max.
t _{2CYC}	Typical sustained average two cycle time	240	-	160	-	90	-	60	-	60	-	40	-	30	-
tcyc	Cycle time allowing for asymmetry and clock variations (from STROBE edge to	112	-	73	-	39	-	25	-	25	-	16. 8	-	13	-



	STROBE edge)														
t ₂ cyc	Two cycle time allowing for clock variations (from rising edge to next rising edge or from falling edge to next falling edge of STROBE)	230	-	153	-	86	-	57	-	57	-	38	-	29	-
t _{DS}	Data setup time (at recipient)	15	-	10	-	7	-	5	-	5	-	4	-	2.6	-
t _{DH}	Data hold time (at recipient)	5	-	5	-	5	-	5	-	5	-	4.6	-	3.5	-
t _{DVS}	Data valid setup time at sender (from data bus being valid until STROBE edge)	70	-	48	-	20	-	6.7	-	6.7	-	4.8	-	4	-
tоvн	Data valid hold time at sender (from STROBE edge until data may become invalid)	6.2	-	6.2	-	6.2	-	6.2	-	6.2	-	4.8	-	4	-
t _{LI}	Limited interlock time	0	150	0	150	0	100	0	100	0	100	0	75	0	60
t _{MLI}	Interlock time with minimum	20	-	20	-	20	-	20	-	20	-	20	-	20	-
tuɪ	Unlimited interlock time	0	-	0	-	0	-	0	-	0	-	0	-	0	-
taz	Maximum time allowed for output drivers to release (from being asserted or negated)	-	10	-	10	-	10	-	10	-	10	-	10	-	10
tzah	Minimum delay time	20	-	20	-	20	-	20	-	20	-	20	-	20	-
tzad	required for output drivers to assert or negate (from released state)	0	-	0	-	0	-	0	-	0	-	0	-	0	-
tenv	Envelope time (from	20	70	20	70	20	55	20	55	20	55	20	50	20	50



	<u> </u>										1	1	1		1
	DMACK- to STOP and														
	HDMARDY- during														
	data out burst														
	initiation)														
	Ready-to-final-STRO														
	BE time (no STROBE														
	edges shall be sent		75		70		60		60		60		F0		F0
t _{RFS}	this long after	-	75	-	70	-	60	-	60	-	60	-	50	-	50
	negation of														
	DMARDY-)														
	Ready-to-pause time														
	(time that recipient														
t _{RP}	shall wait to initiate	160	-	125	-	100	-	100	-	100	-	85	_	85	-
	pause after negating														
	DMARDY-)														
	Pull-up time before														
tiord	allowing IORDY to be	-	20	-	20	-	20	-	20	-	20	-	20	-	20
YZ	released														
	Minimum time device														
tzior	shall wait before	0	-	0	-	0	-	0	-	0	_	0	-	0	-
DY	driving IORDY														
	Setup and hold times														
tack	for DMACK- (before	20	-	20	-	20	-	20	-	20	_	20	-	20	-
	assertion or negation)														
	Time from STROBE		1				1			1				1	
	edge to negation of														
tss	DMARQ or assertion	50		50	_	50	_	50	_	50	_	50	_	50	_
	of STOP (when sender														
	terminates a burst)														
	First STROBE time														
	(for device to first														
t _{FS}	negate DSTROBE	_	230	_	200	_	130	_	120	_	120	_	90	_	80
Ci 3	from STOP during a		250		200		130		120		120				
	data in burst)														
	data iii bui stj														



5.5 Transfer Function

5.5.1 True IDE Mode I/O Transfer Function

The iCF 1SE2 can be configured in a True IDE Mode of operation. The iCF 1SE2 is configured in this mode only when –OE input signal is grounded by the host during the power off to power on cycle.

Table 9: True IDE Mode I/O Function

Function Code	-CS1	-CS0	-A0~A2	-DMACK	-IORD	-IOWR	D15~D8	D7~D0
Tunction code	L	L	X	X	X	X	Undefined	Undefined
	_	-	^	X		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	In/Out	In/Out
	L	X	X	L	L	X	Undefined	Undefined
	_	^	^		_	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Out	Out
	L	Х	X	L	X	L	Undefined	Undefined
Invalid Mode	_	^	^	_		-	In	In
	X	L	X	L	L	X	Undefined	Undefined
	^	-	^	L	_	^	Out	Out
	X	L	X	L	X	L	Undefined	Undefined
	^	-	^	L	^	-	In	In
Standby Modo	Н	Н	X	Н	X	X	High Z	High Z
Standby Mode	Н		1-7h	Н	H	L	Don't Care	Data In
Task File Write		L						
Task File Read	Н	L	1-7h	H	L	H .	High Z	Data In
PIO Data Register	Н	L	0	Н	Н	L	Odd-Byte	Even-Byte
Write							In	In
DMA Data	Н	Н	X	L	Н	L	Odd-Byte	Even-Byte
Register Write							In	In
Ultra DMA Data	Н	Н	X	L	See Not	e 1	Odd-Byte	Even-Byte
Register Write							In	In
PIO Data Register	Н	L	0	Н	L	Н	Odd-Byte	Even-Byte
Read							Out	Out
DMA Data	Н	Н	X	L	L	Н	Odd-Byte	Even-Byte
Register Read							Out	Out
Ultra DMA Data	Н	Н	Х	L	See Not	e 2	Odd-Byte	Even-Byte
Register Read							Out	Out
Control Register	L	Н	6h	Н	Н	L	Don't Care	Control In
Write								
Alt Status Read	L	Н	6h	Н	L	Н	High Z	Status Out
Drive Address	L	Н	7h	Н	L	Н	High Z	Data Out

Note1: In Ultra DMA Data Register Write mode the signals –IORD, -IOWR and IORDY are



redefined and used as follows: -IORD as HSTROBE, -IOWR as STOP and IORDY as - DDMARDY. Data transfers with each edge of HSTROBE.

Note2: In Ultra DMA Data Register Read mode the signals –IORD, -IOWR and IORDY are redefined and used as follows: -IORD as –HDMARDY H, -IOWR as STOP and IORDY as DSTROBE. Data transfer with each edge of DSTROBE.

5.6 Configuration Register

5.6.1 Configuration Option Register (200h in Attribute Memory)

The Configuration Option Register is used to configure the cards interface, address decoding and interrupt and to issue a soft reset to the iCF 1SE2.

Table 10: Configuration Option Register

Operation	D7	D6	D5	D4	D3	D2	D1	D0
R/W	SRESET	LevelREQ	Conf5	Conf4	Conf3	Conf2	Conf1	Conf0

Table 11: Information for Configuration Option Register

Name	Description
SRSET	Soft Reset: Setting this bit to one (1), waiting the minimum reset time and
	returning to zero(0) places the iCF 1SE2 in the reset state. Setting this bit to
	one (1) is equivalent to assertion of the +RESET signal except that the
	SRESET bit is not cleared. Returning this bit to zero (0) leaves the iCF 1SE2
	in the same un-configured, Reset state as following power-up and hardware
	reset. Contrast with Soft Reset in the Device Control Register.
LevelREQ	This bit is set to one (1) then Level Mode Interrupt is selected, and zero (0)
	then Pulse Mode is selected. Set to zero (0) by Reset.
Conf5-0	Configuration Index: Set to zero (0) by reset. It is used to select operation
	mode of the iCF 1SE2 as shown below

Note: Conf5 and Conf4 are reserved for CompactFlash Storage cards and shall be written as zero(0).

5.6.2 Pin Replacement register (204h in Attribute Memory)

Table 12: Pin Replacement Register

Operation	D7	D6	D5	D4	D3	D2	D1	D0
Read	0	0	Cready	0	1	1	Rready	0
Write	0	0	Cready	0	0	0	Mready	0



Table 13: Information for Pin Replacement Register

Name	Description
Cready	This bit is set to one (1) when the bit Rready changes state. This bit
	can also be written by the host.
Rready	This bit is used to determine the internal state of the READY signal.
	This bit may be used to determine the state of the READY signal as
	this pin has been reallocated for use as Interrupt Request on an I/O
	card. When written, this bit acts as a mask (Mready) for writing the
	corresponding bit Cready.
Mready	This bit acts as a mask for writing corresponding bit Cready.

5.6.3 Socket and Copy Register (206h in Attribute Memory)

This register contains additional configuration information. This register is always written by the system before writing the card's Configuration Index Register. This register is used for identification of the card from the other card.

Table 14: Socket and Copy Register

Operation	D7	D6	D5	D4	D3	D2	D1	D0
Read	0	0	0	Obsolete	0	0	0	0
				(Drive #)				
Write	0	0	0	Obsolete	Х	Х	Х	Х
				(Drive #)				

Table 15: Information for Socket and Copy Register

Name	Description
Obsolete(Drive #)	This bit is obsolete and should be written as 0.



5.7 Software Interface

5.7.1 True IDE Mode Addressing

When the iCF 1SE2 is configured in the True IDE mode, the I/O decoding is as follows:

Table 16: True IDE Mode I/O Decoding

-CS1	-CS0	A2	A1	Α0	-DMACK	-IORD=0	-IOWR=0	Note
1	0	0	0	0	1	PIO RD Data	PIO WR Data	8 or
								16 bit
1	1	Χ	Χ	Χ	0	DMA RD Data	DMA WR Data	16 bit
1	0	0	0	1	1	Error Register	Features	8 bit
1	0	0	1	0	1	Sector Count	Sector Count	8 bit
1	0	0	1	1	1	Sector No.	Sector No.	8 bit
1	0	1	0	0	1	Cylinder Low	Cylinder Low	8 bit
1	0	1	0	1	1	Cylinder High	Cylinder High	8 bit
1	0	1	1	0	1	Select Card/Head	Select Card/Head	8 bit
1	0	1	1	1	1	Status	Command	8 bit
0	1	1	1	0	1	Alt Status	Device Control	8 bit

5.7.2 CF-ATA Register

The following section describes the hardware registers used by the host software to issue commands to the iCF 1SE2.

Note:

In True IDE Mode of operation, the size of the transfer is based solely on the register being addressed. All registers are 8 bit only except for the Data Register, which is normally 16 bits, but can be programmed to use 8 bit transfers for Non-DMA operations through the use of the Set Features command. The data register is also 8 bits during a portion of the Read Long and Write Long commands, which exist solely for historical reasons and should not be used.

5.7.2.1 Data Register

The Data Register is a 16 bit register, and it is used to transfer data blocks between the card and the host. This register overlaps the Error Register. This register can be accessed in word and byte mode.

Table 17: Data Register

Data	Registe	er													
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0



5.7.2.2 Error Register

This register contains additional information about the source of an error when an error is indicated in bit 0 of the Status register. The bits are defined as follows.

Table 18: Error Register

BBK	UNC	0	IDNF	0	ABRT	0	AMNF
D7	D6	D5	D4	D3	D2	D1	D0

5.7.2.3 Feature Register

This register provides information regarding features of the card that the host can utilize. This register is also accessed in PC Card modes on data D15-D8 during a write operation to Offset 0 with -CE2 low and -CE1 high.

Table 19: Feature Register

Feature Re	Feature Register									
D7	D6	D5	D4	D3	D2	D1	D0			

5.7.2.4 Sector Count Register

This registers the number of sectors of data requested to be transferred on a read or write operation between the host and the card. If the value in this register is zero, a count of 256 sectors is specified. If the command was successful, this register is zero at command completion. If not successfully completed, the register contains the number of sectors that need to be transferred in order to complete the request.

Table 20: Sector Count Register

Sector Co	Sector Count Register									
D7	D6	D5	D4	D3	D2	D1	D0			

5.7.2.5 Sector Number Register

This register contains the starting sector number or bits 7-0 of the Logical Block Address (LBA) for iCF 1SE2 data access for the subsequent command.

Table 21: Sector Number Register

Sector Number Register									
D7	D6	D5	D4	D3	D2	D1	D0		

5.7.2.6 Cylinder Low Register

This Register contains the low order 8 bits of the starting cylinder address or bits 15-8 of the Logical Block Address.

Table 22: Cylinder Low Register

Cylinder L	Cylinder Low Register								
D7	D6	D5	D4	D3	D2	D1	D0		



5.7.2.7 Cylinder High Register

This Register contains the high order 8 bits of the starting cylinder address or bits 23-16 of the Logical Block Address.

Table 23: Cylinder High Register

Cylinder H	Cylinder High Register									
D7	D6	D5	D4	D3	D2	D1	D0			

5.7.2.8 Device/Head Register

The Drive/Head register is used to select the drive and head. It is also used to select LBA addressing instead of cylinder/head/sector addressing.

Table 24: Device/Head Register

1	LBA	1	DRV	HS3	HS2	HS1	HS0
D7	D6	D5	D4	D3	D2	D1	D0

Bit7: this bit is set 1.

Bit6: LBA is a flag to select either Cylinder/Head/Sector or Logical Block Address mode. When LBA=0, Cylinder/Head/Sector mode is selected. When LBA=1, Logical Block Address is selected.

Bit5: this bit is set 1.

Bit4: DRV is the drive number. When DRV=0, drive (card) 0 is selected. When DRV=1, drive (card) 1 is selected.

Bit3: When operation in the Cylinder/Head/Sector mode, this is bit 3 of the head number. It is bit 27 in the Logical Block Address mode.

Bit2: When operation in the Cylinder/Head/Sector mode, this is bit 2 of the head number. It is bit 26 in the Logical Block Address mode.

Bit1: When operation in the Cylinder/Head/Sector mode, this is bit 1 of the head number. It is bit 25 in the Logical Block Address mode.

Bit0: When operation in the Cylinder/Head/Sector mode, this is bit 0 of the head number. It is bit 24 in the Logical Block Address mode.

5.7.2.9 Status Register

These registers return the iCF 1SE2 status when read by the host. Reading the Status register does clear a pending interrupt while reading the Auxiliary Status register does not.

Table 25: Status Register

BUSY	RDY	DWF	DSC	DRQ	CORR	0	ERR
D7	D6	D5	D4	D3	D2	D1	D0

Bit7: the busy bit is set when the iCF 1SE2 has access to the command buffer and registers and the host is locked out from accessing the command register and buffer. No other bits in this register are valid when this bit set to a 1.



Bit6: RDY indicates whether the device is capable of performing iCF 1SE2 operations. This bit is cleared at power up and remains cleared until the card is ready to accept a command.

Bit5: This bit, if set, indicates a write fault has occurred.

Bit4: This bit is set when the iCF 1SE2 is ready.

Bit3: The Data Request is set when the iCF 1SE2 requires that information be transferred either to or from the host through the Data register.

During the data transfer of DMA commands, the card shall not asserted DMARD unless either the BUST bit, the DRQ, or both are set to one.

Bit2: This bit is set when a Correctable data error has been encountered and the data has been corrected. This condition does not terminate a multi-sector read operation.

Bit1: This bit is always to 0.

Bit0: This bit is set when the previous command has ended in some type of error. The bits in the Error register contain additional information description the error.

5.7.2.10 Device Control Register

This register is used to control the iCF 1SE2 interrupt request and to issue an ATA soft reset to the card. This register can be written even if the device is BUSY.

Table 26: Device Control Register

X	Х	Х	Х	Х	SW Rst	-Ien	0
D7	D6	D5	D4	D3	D2	D1	D0

Bit7-3: These bits are ignored.

Bit2: This bit is set to 1 in order to force the iCF 1SE2 to perform a Soft Reset operation. The Card remains in Reset until this bit is reset to '0'.

Bit1: the Interrupt Enable bit enables interrupts when the bit is 0. When the bit is 1, interrupt from the iCF 1SE2 are disabled. This bit also controls the Int bit in the Configuration and Status Register. This bit is set to 0 at power on and Reset.

Bit0: This bit is ignored.

5.7.2.11 Drive Address Register

This register is provide for compatibility with the AT disk drive interface.

Table 27: Drive Address Register

Χ	-WTG	-HS3	-HS2	-HS1	-HS0	-Nds1	-Nds0
D7	D6	D5	D4	D3	D2	D1	D0

Bit7: this bit is unknown.

Bit6: this bit is – when a write operation is in progress; otherwise, it is 1.

Bit5: this bit is the negation of bit 3 in the Drive/Head register.

Bit4: this bit is the negation of bit 2 in the Drive/Head register.

Bit3: this bit is the negation of bit 1 in the Drive/Head register.



Bit2: this bit is the negation of bit 0 in the Drive/Head register.

Bit1: this bit is 0 when drive 1 is active and selected.

Bit0: this bit is 0 when the drive 0 is active and selected.

5.8 Hardware Reset

Table 28: Timing Diagram, Hardware Reset

	Item	Min.	Max.	Normal	Unit
t _{SU} (RESET)	Reset Setup	20	-	-	ms
	Time				
t _{REC} (VCC)	-CE Recover	1	-	-	us
	Time				
t _{PR}	VCC rising up	0.1	100	-	ms
	time				
tpf	VCC falling	3	300	-	ms
	down time				
tw(RESET)	Reset pulse	10	-	-	ms
t _H (Hi-ZRESET)	width	0	-	-	
ts(Hi-ZRESET)		0	-	-	

5.9 Power on Reset

When the VCC power reaches to 2.7V, the disk drive will be reset.

Table 29: Timing Diagram, Power On Reset

	Item	Min.	Max.	Normal	Unit	Note
tsu(RESET)	-CE Setup Time	20	-	-	ms	
t _{PR}	-VCC Rising Up	0.1	100	-	ms	
	Time					

Power on Reset Timing




Figure 4: Timing Diagram, Power On Reset



5.10 Support IDE Commands

iCF 1SE2 supports the commands listed in Table 29.

Table 30: IDE Commands

Command	Code	FR	SC	SN	CY	DH	LBA
Check Power Mode	E5H	-	-	-	-	D	-
Execute Device	90H	-	-	-	-	D	-
Diagnostic	9011						
Flush Cache	E7H	-	-	ı	-	Υ	-
Identify Device	ECH	-	-	-	-	D	-
Idle	E3H	-	Υ	-	-	D	-
Idle immediate	E1H	-	-	-	-	D	-
Read Buffer	E4H	-	-	-	-	D	-
Read DMA	C8H	-	Υ	Υ	Υ	Υ	Υ
Read Sector(s)	20H	-	Υ	Υ	Υ	Υ	Υ
Read Verify Sector(s)	40H	-	Υ	Υ	Υ	Υ	Υ
Set Features	EFH	Υ	-	-	-	D	-
Set Multiple Mode	C6H	-	Υ	-	-	D	-
Set Sleep Mode	E6H	-	-	-	-	D	-
SMART	B0h	Υ	-	-	Υ	Υ	-
Standby	E2H	-	-	-	-	D	-
Standby Immediate	E0H	-	-	-	-	D	-
Write Buffer	E8H	-	-	-	-	D	-
Write DMA	CAH	-	Υ	Υ	Υ	Υ	Υ
Write Multiple	C5h	-	Υ	Υ	Υ	Υ	Υ
Write Sector(s)	30H	-	Υ	Υ	Υ	Υ	Υ

Defines:

FR: Feature Register

SC: Sector Count Register
SN: Sector Number Register

CY: Cylinder Registers

DH: Card/Device/Head Register

LBA: LBA Block Address Mode Supported

Y: The register contains a valid parameter for this command. For Card/Device/Head Register Y means both the CompactFlash Storage Card and head parameter are used; D – only the CompactFlash Storage Card parameter is valid and not the head parameter; C – The register contains command specific data (see command description for use).



5.10.1 Check power mode -E5h

Table 31: Check power mode information

Register	7	6	5	4	3	2	1	0
Command(7)	E5h							
C/D/H(6)	Χ			Drive	Χ			
Cylinder	Χ							
High(5)								
Cylinder Low(4)	Χ							
Sector	Χ							
Number(3)								
Sector Count(2)	Χ							
Feature(1)	Χ							

This command checks the power mode. If the CompactFlash Storage is in, going to, or recovering from the sleep mode, the CompactFlash Storage Card sets BSY, sets the Sector Count Register to 00h, clears BSY and generates an interrupt. If the 38ompactFlash Storage Card is in idle mode, the CompactFlash Storage Card sets BSY, sets the Sector Count Register to FFh, clears BSY and generates an interrupt.

5.10.2 Execute Device Diagnostic - 90h

Table 32: Execute device diagnostic information

Register	7	6	5	4	3	2	1	0
Command(7)	90h							
C/D/H(6)	Χ			Drive	Χ			
Cylinder	Χ							
High(5)								
Cylinder Low(4)	Χ							
Sector	Χ							
Number(3)								
Sector Count(2)	Χ							
Feature(1)	Χ							

This command performs the internal diagnostic tests implemented by the CompactFlash Storage Card. When the diagnostic command is issued in the True IDE Mode, the Drive bit is ignored and the diagnostic command is executed by both the Master and the Slave with the Master responding with status for both devices. The Diagnostic codes are shown in Table 34. Diagnostic Codes are returned in the Error Register at the end of the command.



Table 33: Diagnostic

Code	Error Type
01h	No Error Detected
02h	Formatter Device Error
03h	Sector Buffer Error
04h	ECC Circuitry Error
05h	Controller Microprocessor Error
8Xh	Slave Error in True IDE Mode

5.10.3 Flush Cache- E7h

5.10.3.1 Command Code

E7h

5.10.3.2 Protocol

Non-data

5.10.3.3 Inputs

Table 34: Flush cache command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Command	E7h							

Device register-

DEV shall specify the selected device.

5.10.3.4 Normal Output

Table 35: Flush cache command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register-

DEV shall specify the selected device.

Status register-



BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.10.3.5 Error Outputs

Table 36: Flush cache command for error output information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	LBA(7:	0)						
LBA Mid	LBA(15	5:8)						
LBA High	LBA(23	3:16)						
Device	Obs	Na	obs	DEV	LBA(27:24)			
Status	BSY	DRDY	DF	Na	DRQ	Na Na Ef		ERR

Error register-

ABRT may be set to one if the device is not able to complete the action requested by the command.

5.10.3.6 LBA Low, LBA Mid, and LBA High, Device

Shall be written with the address of first unrecoverable error.

Status register-

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.10.3.7 Prerequisites

DRDY will be set to one.

5.10.3.8 Description

This command is used by the host to request the device to flush the write cache. If there is data in write cache, that data shall be written to the SSD. The BSY bit shall remain set to one until all data has been successfully written or an error occurs.



5.10.4 Identify Device- Ech

Table 37: Identify device information

Register	7	6	5	4	3	2	1	0
Command(7)	Ech							
C/D/H(6)	Χ	X	Χ	Drive	X			
Cylinder	Χ							
High(5)								
Cylinder Low(4)	Χ							
Sector	Χ							
Number(3)								
Sector Count(2)	Χ							
Feature(1)	Χ							

The Identify Device command enables the host to receive parameter information from the CompactFlash Storage Card. This command has the same protocol as the Read Sector(s) command. The parameter words in the buffer have the arrangement and meanings defined in Table 35. All reserved bits or words are zero. Hosts should not depend in Obsolete words in Identify Device containing 0. Table 35 specifies each filed in the data returned by the Identify Device Command. In Table 35, X indicates a numeric nibble vale specific to the card and aaaa indicates an ASCII string specific to the particular drive.

Table 38: IDENTIFY DEVICE information

Word	Description	Value
	General configuration bit-significant information:	
	15 0 = ATA device	
	14-8 Retired	
	7 1 = removable media device	
0	6 Obsolete	044Ah
	5-3 Retired	
	2 Response incomplete	
	1 Retired	
	0 Reserved	
1	Obsolete	XXXXh
2	Specific configuration	0000h
3	Obsolete	00XXh
4-5	Retired	XXXXh
6	Obsolete	XXXXh
7-8	Reserved for assignment by the CompactFlash™ Association	XXXXh



9	Retired	0000h
10-19	Serial number (20 ASCII characters)	20 ASCII
10-19	Serial Humber (20 ASCII Characters)	characters
20-21	Retired	0002h
22	Obsolete	0004h
23-26	Firmware revision (8 ASCII characters)	8 ASCII
23 20	Timiware revision (6 / Seri characters)	characters
27-46	Model number (40 ASCII characters)	40 ASCII
		characters
	15-8 80h	
47	7-0 00h = Reserved	8001h
	01h-FFh = Maximum number of sectors that shall be transferred per interrupt	
	on READ/WRITE MULTIPLE commands	
48	Reserved	0000h
	Capabilities	
	15-14 Reserved for the IDENTIFY PACKET DEVICE command.	
	13 1 = Standby timer values as specified in this standard are supported	
	0 = Standby timer values shall be managed by the device	
	12 Reserved for the IDENTIFY PACKET DEVICE command.	
49	11 1 = IORDY supported	0F00h
	0 = IORDY may be supported	
	10 1 = IORDY may be disabled	
	9 1 = LBA supported	
	8 1 = DMA supported.	
	7-0 Retired	
	Capabilities	
	15 Shell be cleared to zero	
50	14: Shall be set to one	0000h
	13-2 Reserved	
	1 Obsolete	
	0 Shall be set to one to indicate a device specific Standby timer value minimum.	
51	Obsolete	0200h
52	Obsolete	0000h
	15-3 Reserved	
53	2 1 = the fields reported in word 88 are valid Reserved	0007h
	0 = the fields reported in word 88 are not valid	



	1 1 = the fields reported in words (70:64) are valid	
	0 = the fields reported in words (70:64) are not valid	
	0 Obsolete	
54	Number of current logical cylinders	XXXXh
55	Number of current logical heads	XXXXh
56	Number of current logical sectors per logical track	XXXXh
57-58	Current capacity in sectors	XXXXh
	15-9 Reserved	
59	8 1 = Multiple sector setting is valid	01XXh
33	7-0 xxh = Current setting for number of sectors that shall be transferred per	01/////
	interrupt on R/W Multiple command	
60-61	Total number of user addressable sectors	XXXXXXXX
62	Obsolete	0000h
	15-11 Reserved	
	10 1 = Multiword DMA mode 2 is selected	
	0 = Multiword DMA mode 2 is not selected	
	9 1 = Multiword DMA mode 1 is selected	
	0 = Multiword DMA mode 1 is not selected	
63	8 1 = Multiword DMA mode 0 is selected	XX07h
	0 = Multiword DMA mode 0 is not selected	
	7-3 Reserved	
	2 1 = Multiword DMA mode 2 and below are supported	
	1 1 = Multiword DMA mode 1 and below are supported	
	0 1 = Multiword DMA mode 0 is supported	
	15-8 Reserved	
64	7-0 PIO modes supported	0003h
	Minimum Multiword DMA transfer cycle time per word	
65	15-0 Cycle time in nanoseconds	0078h
	Manufacturer's recommended Multiword DMA transfer cycle time	
66	15-0 Cycle time in nanoseconds	0078h
	Minimum PIO transfer cycle time without flow control	
67	15-0 Cycle time in nanoseconds	0078h
	Minimum PIO transfer cycle time with IORDY flow control	
68	15-0 Cycle time in nanoseconds	0078h
69-70	Reserved (for future command overlap and queuing)	0000h
71-74	Reserved for the IDENTIFY PACKET DEVICE command.	0000h
75	Queue depth	0000h



	15-5 Reserved	
	4-0 Maximum queue depth - 1	
76-79	Reserved for Serial ATA	0000h 0000h 0000h 0000h
	Major version number	
	0000h or FFFFh = device does not report version	
	15 Reserved	
	14 Reserved for ATA/ATAPI-14	
	13 Reserved for ATA/ATAPI-13	
	12 Reserved for ATA/ATAPI-12	
	11 Reserved for ATA/ATAPI-11	
	10 Reserved for ATA/ATAPI-10	
80	9 Reserved for ATA/ATAPI-9	0080h
80	8 Reserved for ATA/ATAPI-8	008011
	7 1 = supports ATA/ATAPI-7	
	6 1 = supports ATA/ATAPI-6	
	5 1 = supports ATA/ATAPI-5	
	4 1 = supports ATA/ATAPI-4	
	3 Obsolete	
	2 Obsolete	
	1 Obsolete	
	0 Reserved	
	Minor version number	
81	0000h or FFFFh = device does not report version	0000h
	0001h-FFFEh = See 6.17.41	
	Command set supported.	
	15 Obsolete	
	14 1 = NOP command supported	
	13 1 = READ BUFFER command supported	
82	12 1 = WRITE BUFFER command supported	742Bh
	11 Obsolete	
	10 1 = Host Protected Area feature set supported	
	9 1 = DEVICE RESET command supported	
	8 1 = SERVICE interrupt supported	
	7 1 = release interrupt supported	



	6	1 = look-ahead supported	
	5	1 = write cache supported	
	4	Shall be cleared to zero to indicate that the PACKET Command feature set is	
		not supported.	
	3	1 = mandatory Power Management feature set supported	
	2	1 = Removable Media feature set supported	
	1	1 = Security Mode feature set supported	
	0	1 = SMART feature set supported	
	Comma	and sets supported.	
	15	Shall be cleared to zero	
	14	Shall be set to one	
	13	1 = FLUSH CACHE EXT command supported	
	12	1 = mandatory FLUSH CACHE command supported	
	11	1 = Device Configuration Overlay feature set supported	
	10	1 = 48-bit Address feature set supported	
	9	1 = Automatic Acoustic Management feature set supported	
83	8	1 = SET MAX security extension supported	5100h
	7	See Address Offset Reserved Area Boot, INCITS TR27:2001	
	6	1 = SET FEATURES subcommand required to spinup after power-up	
	5	1 = Power-Up In Standby feature set supported	
	4	1 = Removable Media Status Notification feature set supported	
	3	1 = Advanced Power Management feature set supported	
	2	1 = CFA feature set supported	
	1	1 = READ/WRITE DMA QUEUED supported	
	0	1 = DOWNLOAD MICROCODE command supported	
	Comma	and set/feature supported extension	
	15	Shall be cleared to zero	
	14	Shall be set to one	
	13	1 = IDLE IMMEDIATE with UNLOAD FEATURE supported	
	12	Reserved for technical report	
84	11	Reserved for technical report	4003h
	10	$1 = URG\ bit\ supported\ for\ WRITE\ STREAM\ DMA\ EXT\ and\ WRITE\ STREAM\ EXT$	
	9	$1 = URG\ bit\ supported\ for\ READ\ STREAM\ DMA\ EXT\ and\ READ\ STREAM\ EXT$	
	8	1 = 64-bit World wide name supported	
	7	1 = WRITE DMA QUEUED FUA EXT command supported	
	6	1 = WRITE DMA FUA EXT and WRITE MULTIPLE FUA EXT commands	



		supported	
	5	1 = General Purpose Logging feature set supported	
	4	1 = Streaming feature set supported	
	3	1 = Media Card Pass Through Command feature set supported	
	2	1 = Media serial number supported	
	1	1 = SMART self-test supported	
	0	1 = SMART error logging supported	
		and and feature sets supported or enabled	
	15	Obsolete	0
	14	1 = NOP command enabled	0
	13	1 = READ BUFFER command enabled	0
	12	1 = WRITE BUFFER command enabled	0
	11	Obsolete	0
	10	1 = Host Protected Area feature set enabled	1
	9	1 = DEVICE RESET command enabled	0
	8	1 = SERVICE interrupt enabled	0
85	7	1 = release interrupt enabled	0
	6	1 = look-ahead enabled	0
	5	1 = Write Cache enabled	1
	4	Shall be cleared to zero to indicate that the PACKET Command feature set is	1
	7	not supported.	0
	3	1 = Power Management feature set enabled	0
	2	1 = Removable Media feature set enabled	0
	1	1 = Security Mode feature set enabled	X
	0	1 = SMART feature set enabled	
			Х
		and set/feature enabled	
	15-14	0 = Reserved	
	13	1 = FLUSH CACHE EXT command supported	
	12	1 = FLUSH CACHE command supported	
	11	1 = Device Configuration Overlay supported	
86	10	1 = 48-bit Address features set supported	1000h
	9	1 = Automatic Acoustic Management feature set enabled	
	8	1 = SET MAX security extension enabled by SET MAX SET PASSWORD	
	7	See Address Offset Reserved Area Boot, INCITS TR27:2001	
	6	1 = SET FEATURES subcommand required to spin-up after power-up	
	5	1 = Power-Up In Standby feature set enabled	
	4	1 = Removable Media Status Notification feature set enabled	



	3	1 = Advanced Power Management feature set enabled	
	2	1 = CFA feature set enabled	
	1	1 = READ/WRITE DMA QUEUED command supported	
	0	1 = DOWNLOAD MICROCODE command supported	
		and and feature sets supported or enabled	
	15	Shall be cleared to zero	
	14	Shall be set to one	
	13	1 = IDLE IMMEDIATE with UNLOAD FEATURE supported	
	12	Reserved for technical report-	
	11	Reserved for technical report-	
	10	1 = URG bit supported for WRITE STREAM DMA EXT and WRITE STREAM EXT	
	9	1 = URG bit supported for READ STREAM DMA EXT and READ STREAM EXT	
87	8	1 = 64 bit World wide name supported	0003h
	7	1 = WRITE DMA QUEUED FUA EXT command supported	
	6	1 = WRITE DMA FUA EXT and WRITE MULTIPLE FUA EXT commands supported	
	5	1 = General Purpose Logging feature set supported	
	4	1 = Valid CONFIGURE STREAM command has been executed	
	3	1 = Media Card Pass Through Command feature set enabled	
	2	1 = Media serial number is valid	
	1	1 = SMART self-test supported	
	0	1 = SMART error logging supported	
	15	Reserved	
	14	1 = Ultra DMA mode 6 is selected	
		0 = Ultra DMA mode 6 is not selected	
	13	1 = Ultra DMA mode 5 is selected	
		0 = Ultra DMA mode 5 is not selected	
	12	1 = Ultra DMA mode 4 is selected	
		0 = Ultra DMA mode 4 is not selected	
88	11	1 = Ultra DMA mode 3 is selected	XX7Fh
		0 = Ultra DMA mode 3 is not selected	
	10	1 = Ultra DMA mode 2 is selected	
		0 = Ultra DMA mode 2 is not selected	
	9	1 = Ultra DMA mode 1 is selected	
		0 = Ultra DMA mode 1 is not selected	
	8	1 = Ultra DMA mode 0 is selected	
		0 = Ultra DMA mode 0 is not selected	



	7 Reserved	
	6 1 = Ultra DMA mode 6 and below are supported	
	5 1 = Ultra DMA mode 5 and below are supported	
	4 1 = Ultra DMA mode 4 and below are supported	
	3 1 = Ultra DMA mode 3 and below are supported	
	2 1 = Ultra DMA mode 2 and below are supported	
	1 1 = Ultra DMA mode 1 and below are supported	
	0 1 = Ultra DMA mode 0 is supported	
89	Time required for security erase unit completion	0001h
90	Time required for Enhanced security erase completion	0000h
91	Current advanced power management value	0000h
92	Master Password Revision Code	FFFEh
93	Hardware reset result. The contents of bits (12:0) of this word shall change only during the execution of a hardware reset. 15 Shall be cleared to zero. 14 Shall be set to one. 13 1 = device detected CBLID- above ViH 0 = device detected CBLID- below ViL 12-8 Device 1 hardware reset result. Device 0 shall clear these bits to zero. Device 1 shall set these bits as follows: 12 Reserved. 11 0 = Device 1 did not assert PDIAG 1 = Device 1 asserted PDIAG 10-9 These bits indicate how Device 1 determined the device number: 00 = Reserved. 01 = a jumper was used. 10 = the CSEL signal was used or the method is unknown.	XXXXh



	7-0 Device 0 hardware reset result. Device 1 shall clear these bits to zero. Device	
	0 shall set these bits as follows:	
	7 Reserved.	
	6 $0 = \text{Device } 0 \text{ does not respond when Device } 1 \text{ is selected.}$	
	1 = Device 0 responds when Device 1 is selected.	
	0 = Device 0 did not detect the assertion of DASP-.	
	1 = Device 0 detected the assertion of DASP	
	4 0 = Device 0 did not detect the assertion of PDIAG	
	1 = Device 0 detected the assertion of PDIAG	
	3 0 = Device 0 failed diagnostics.	
	1 = Device 0 passed diagnostics.	
	2-1 These bits indicate how Device 0 determined the device number:	
	00 = Reserved.	
	01 = a jumper was used.	
	10 = the CSEL signal was used.	
	11 = some other method was used or the method is unknown.	
	0 Shall be set to one.	
0.4	15-8 Vendor's recommended acoustic management value.	00001
94	7-0 Current automatic acoustic management value.	0000h
95	Stream Minimum Request Size	0000h
96	Streaming Transfer Time - DMA	0000h
97	Streaming Access Latency - DMA and PIO	0000h
98-99	Streaming Performance Granularity	0000h
100-103	Maximum user LBA for 48-bit Address feature set.	0000h
104	Streaming Transfer Time - PIO	0000h
105	Reserved	0000h
	Physical sector size / Logical Sector Size	
	15 Shall be cleared to zero	
	14 Shall be set to one	
106	13 1 = Device has multiple logical sectors per physical sector.	0000h
	12 1= Device Logical Sector Longer than 256 Words	
	11-4 Reserved	
	3-0 2 ^X logical sectors per physical sector	
107	Inter-seek delay for ISO-7779 acoustic testing in microseconds	0000h
	15-12 NAA (3:0)	
108	11-0 IEEE OUI (23:12)	0000h
	15-4 IEEE OUI (11:0)	
109	3-0 Unique ID (35:32)	0000h



110	15-0 Unique ID (31:16)	0000h
111	15-0 Unique ID (15:0)	0000h
112-115	Reserved for world wide name extension to 128 bits	0000h
116	Reserved for technical report-	0000h
117-118	Words per Logical Sector	0000h
119-120	Reserved	0000h
121-126	Reserved	0000h
	Removable Media Status Notification feature set support	
	15-2 Reserved	
127	1-0 00 = Removable Media Status Notification feature set not supported	00006
127	01 = Removable Media Status Notification feature supported	0000h
	10 = Reserved	
	11 = Reserved	
	Security Status	
	15-9 Reserved	0
	8 Security level 0 = high, 1 = Maximum	X
	7-6 Reserved	0
	5 1= Enhanced security erase supported	0
128	4 1= Security count expired	0
	3 1 = Security frozen	Х
	2 1 = Security locked	X
	1 1 = Security enabled	X
	0 1 = Security supported	1
129-159	Vendor specific	0000h
	CFA power mode 1	
	15 Word 160 supported	
	14 Reserved	
160	13 CFA power mode 1 is required for one or more commands implemented by the	0000h
	device	
	12 CFA power mode 1 disabled	
	11-0 Maximum current in ma	
161-175	Reserved for assignment by the CompactFlash™ Association	0000h
176-205	Current media serial number	0000h
206-254	Reserved	0000h
	Integrity word	
255	15-8 Checksum	XXXXh
	7-0 Signature	



5.10.5 Idle -97H or E3H

Table 1: Idle information

Register	7	6	5	4	3	2	1	0			
Command(7)	97h or	97h or E3h									
C/D/H(6)	Χ			Drive	Χ						
Cylinder	Χ										
High(5)											
Cylinder Low(4)	Χ										
Sector	X										
Number(3)											
Sector Count(2)	Timer	Timer Count (5 msec increments)									
Feature(1)	X										

This command causes the CompactFlash Storage Card to set BSY, enter the IDLE mode, clear BSY and generate an interrupt. If the sector count is non-zero, it is interpreted as a timer count with each count being 5 milliseconds and the automatic power down mode is enabled. If the sector count is zero, the automatic power down mode is disabled. Note that this time base (5 msec) is different from the ATA specification.

5.10.6 Idle immediate - 95H or E1H

Table 40: Idle immediate information

Register	7	6	5	4	3	2	1	0			
Command(7)	95h or	95h or E1h									
C/D/H(6)	Χ			Drive	Χ						
Cylinder	Χ										
High(5)											
Cylinder Low(4)	Χ										
Sector	Χ										
Number(3)											
Sector Count(2)	Χ										
Feature(1)	Χ										

This command causes the CompactFlash Storage Card to set BSY, enter the IDLE mode, clear BSY and generate an interrupt.

51 V1.16 TPS, Mar., 2025



5.10.7 Read Buffer - E4h

Table 41: Read buffer information

Register	7	6	5	4	3	2	1	0
Command(7)	E4h							
C/D/H(6)	Χ			Drive	Χ			
Cylinder	Χ							
High(5)								
Cylinder Low(4)	Χ							
Sector	Χ							
Number(3)								
Sector Count(2)	Χ							
Feature(1)	X							

The Read Buffer command enables the host to read the current contents of the CompactFlash Storage Card's sector buffer. This command has the same protocol as the Read Sector(s) command.

5.10.8 Read DMA - C8h

Table 42: Read DMA information

Register	7	6	5	4	3	2	1	0				
Command(7)	C8h	C8h										
C/D/H(6)	1	LBA	1	Drive	Head (LBA 27-	·24)					
Cylinder	Cylinde	Cylinder High (LBA 23-16										
High(5)												
Cylinder Low(4)	Cylinde	er Low (LBA 15-	-8								
Sector	Sector	Numbe	(LBA 7-	0								
Number(3)												
Sector Count(2)	Sector Count											
Feature(1)	Χ											

This command uses DMA mode to read from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 request 256 sectors. The transfer begins at he sector specified in the Sector Number Register. When this command is issued the CompactFlash Storage Card sets BSY, puts all or part of the sector of data in the buffer. The Card is then permitted, although not required, to set DRQ, cleat BSY. The Card asserts DMAREQ while data is available to be transferred. The Card asserts DMAREQ while data is available to be transferred. The host then reads the (512 & sector –count) bytes of data from the Card using DMA. While DMAREQ is asserted by the Card, the Host asserts –DMACK while it is ready to transfer data by DMA and asserts –IORD once for each 16 bit word to be



transferred to the Host.

Interrupts are not generated on every sector, but upon completion of the transfer of the entire number of sectors to be transferred or upon the occurrence of an unrecoverable error. At command completion, the Command Block Registers contain the cylinder, head and sector number of the last sector read. If an error occurs, the read terminates at the sector where the error occurred. The command Block Registers contain the cylinder, head, and sector number of the sector where the occurred. The amount of data transferred is indeterminate. When a Read DMA command is received by the Card and 8 bit transfer mode has been enabled by the Set Features command, the Card shall return the Aborted error.

5.10.9 Read Sector(s) - 20h

Table 43: Read sector information

Register	7	6	5	4	3	2	1	0				
Command(7)	20h	20h										
C/D/H(6)	1	LBA	1	Drive	Head (LBA 27-	·24)					
Cylinder	Cylinde	er High	(LBA 23	-16)								
High(5)												
Cylinder Low(4)	Cylinde	er Low (LBA 15-	·8)								
Sector	Sector	Numbe	r (LBA 7	'-0)								
Number(3)												
Sector Count(2)	Sector	Sector Count										
Feature(1)	Χ											

This command reads from 1 to 256 sectors as specified in the Sector Count Register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register. When this command is issued and after each sector of data (except the last one) has buffer, sets DRQ, cleats BSY, and generates an interrupt. The host then reads the 512 bytes of data from the buffer.

At command completion, the Command Block Registers contain the cylinder, head and sector number of the last sector read. If an error occurs, the read terminates at the sector where the error occurred. The command Block Registers contain the cylinder head, and sector number of the sector 2where the error occurred. The flawed data is pending in the sector buffer.



5.10.10 Read Verify Sector(s) - 40h

Table 44: Read verify sector information

Register	7	6	5	4	3	2	1	0				
Command(7)	40h	40h										
C/D/H(6)	1	LBA	1	Drive	Head (LBA 27-	24)					
Cylinder	Cylinde	er High	(LBA 23	-16)								
High(5)												
Cylinder Low(4)	Cylinde	er Low (LBA 15-	8)								
Sector	Sector	Numbe	r (LBA 7	'-0)								
Number(3)												
Sector Count(2)	Sector	Sector Count										
Feature(1)	Χ											

This command is identical to the Read Sectors command, except that DRQ is never set and no data is transferred to the host. When the command is accepted, the CompactFlash Storage Card sets BSY. When the requested sectors have been verified, the CompactFlash Storage Card clears BSY and generates an interrupt. Upon command completion, the Command Block Registers contain the cylinder, head, and sector number of the last sector verified. If an error occurs, the Read Verify Command terminates at the sector where the error occurs. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The Sector Count Register contains the number of sectors not yet verified.

5.10.11 Set Features - Efh

Table 45: Set feature information

Register	7	6	5	4	3	2	1	0
Command(7)	Efh							
C/D/H(6)	Χ			Drive	Χ			
Cylinder	Χ							
High(5)								
Cylinder Low(4)	Χ							
Sector	Χ							
Number(3)								
Sector Count(2)	Config							
Feature(1)	Feature	e						

This command is used by the host to establish or select certain features. If any subcommand input value is not supported or is invalid, the CompactFlash Storage Card shall return command aborted.



Table 46: Feature Supported

Command Name	Code	Sub Command
Set Transfer Mode	Efh	03h
Disable Read Look-ahead	Efh	55h
feature		
Enable write cache	Efh	02h
Disable reverting to power-on	Efh	66h
defaults		
Disable write cache	Efh	82h
Enable reverting to power-on	Efh	CCh
defaults		

5.10.12 Set Multiple Mode - C6h

Table 47: Set multiple mode information

Register	7	6	5	4	3	2	1	0
Command(7)	C6h							
C/D/H(6)	Χ			Drive	Χ			
Cylinder	Χ							
High(5)								
Cylinder Low(4)	Χ							
Sector	Χ							
Number(3)								
Sector Count(2)	Sector	Count						
Feature(1)	Χ							

This command enables the CompactFlash Storage Card to perform Read and Write Multiple operations and establishes the block count for these commands. The Sector Count Register is loaded with the number of sectors per block. Upon receipt of the command, the CompactFlash Storage Card sets BSY to 1 and checks the Sector Count Register. If the Sector Count Register contains a valid value and the block count is supported, the value is loaded and execution is enabled for all subsequent Read Multiple and Write Multiple commands. If the Sector Count Register contains 0 when the command is issued, Read and Write Multiple commands are disabled. At power on, or after a hardware or (unless disabled by a Set Feature command) software reset, the default mode is Read and Write multiple disabled.



5.10.13 Set Sleep Mode -E6h

Table 48: Set sleep mode information

Register	7	6	5	4	3	2	1	0
Command(7)	E6h							
C/D/H(6)	Χ			Drive	Χ			
Cylinder	Χ							
High(5)								
Cylinder Low(4)	Χ							
Sector	Χ							
Number(3)								
Sector Count(2)	Χ							
Feature(1)	Χ							

This command causes the CompactFlash Storage Card to set BSY, enter the Sleep mode, clear BSY and generate an interrupt. Recovery from sleep mode is accomplished by simply issuing another command (a reset is permitted but not required). Sleep mode is also entered when internal timers expire so the host does not need to issue this command except when it wishes to enter Sleep mode immediately. The default value for the timer is 5 milliseconds.

5.10.14 Standby -E2h

Table 49: Standby information

Register	7	6	5	4	3	2	1	0
Command(7)	E2h							
C/D/H(6)	Χ			Drive	Χ			
Cylinder	Χ							
High(5)								
Cylinder Low(4)	Χ							
Sector	Χ							
Number(3)								
Sector Count(2)	Χ							
Feature(1)	Χ							

This command causes the CompactFlash Storage Card to set BSY, enter the Sleep mode, cleat BSY and return interrupt immediately. Recovery from sleep mode is accomplished by simply issuing another command (a reset is not required).



5.10.15 Standby Immediate -E0h

Table 50: Standby immediate information

Register	7	6	5	4	3	2	1	0
Command(7)	E0h							
C/D/H(6)	Χ			Drive	Χ			
Cylinder	Χ							
High(5)								
Cylinder Low(4)	Χ							
Sector	Χ							
Number(3)								
Sector Count(2)	Χ							
Feature(1)	Χ							

This command causes the CompactFlash Storage Card to set BSY, enter the Sleep mode, clear BSY and return the interrupt immediately. Recovery from sleep mode is accomplished by simply issuing another command (a reset is not required).

5.10.16 Write Buffer - E8h

Table 51: Write buffer information

Register	7	6	5	4	3	2	1	0
Command(7)	E8h							
C/D/H(6)	Χ			Drive	Χ			
Cylinder	Χ							
High(5)								
Cylinder Low(4)	Χ							
Sector	Χ							
Number(3)								
Sector Count(2)	Χ							
Feature(1)	Х							

The Write Buffer command enables the host to overwrite contents of the CompactFlash Storage Card's sector buffer with any data pattern desired. This command has the same protocol as the Write Sector(s) command and transfer 512 bytes.



5.10.17 Write DMA - Cah

Table 52: Write DMA information

Register	7	6	5	4	3	2	1	0		
Command(7)	Cah	Cah								
C/D/H(6)	1	LBA	1	Drive	Head (LBA 27-	·24)			
Cylinder	Cylinde	er High	(LBA 23	-16)						
High(5)										
Cylinder Low(4)	Cylinde	er Low(l	BA 15-8	3)						
Sector	Sector	Numbe	r (LBA 7	'-0)						
Number(3)										
Sector Count(2)	Sector	Sector Count								
Feature(1)	X									

This command uses DMA mode to write from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register. When this command is issued the CompactFlash Storage Card sets BSY, puts all or part of the sector of data in the buffer. The Card is then permitted, although not required, to set DRQ, clear BSY. The Card asserts DMAREQ while data is available to be transferred. The host then writes the (512*sector count) bytes of data to the Card using DMA. While DMAREQ is asserted by the Card, the host asserts – DMACK while it is ready to transfer data by DMA and asserts –IOWR once for each 16 bit word to be transferred from the Host.

Interrupts are not generated on every sector, but upon completion of the transfer of the entire number of sectors to be transferred or upon the occurrence of an unrecovertable error. At command completion, the Command Block Registers contain the cylinder, head and sector number of the last sector read. If an error occurs, the read terminates at the sector where the error occurred. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The amount of data transferred is indeterminate. When a write DMA command is received by the Card and 8 bit transfer mode has been enabled by the Set Features command, the Card shall return the Aborted error.

5.10.18 Write Multiple- C5h

5.10.18.1 Command Code

C5h

5.10.18.2 Protocol

PIO data-out



5.10.18.3 Inputs

The LBA mid, LBA High, Device, and LBA Low specify the starting sector address to be written. The Sector Count register specifies the number of sectors to be transferred.

Table 53: Write multiple command for inputs information

Register	7	6	5	4	3	2	1	0		
Features	Na									
Sector Count	Sector	Count								
LBA Low	LBA(7:	LBA(7:0)								
LBA Mid	LBA(15	5:8)								
LBA High	LBA(23	3:16)								
Device	obs	obs Na obs DEV LBA(27:24)								
Command	C5h									

Sector Count-

Number of sectors to be transferred. A value of 00h specifies that 256 sectors shall be transferred.

LBA Low-

Starting LBA bits (7:0)

LBA Mid-

Starting LBA bits (15:8)

LBA High-

Starting LBA bits (23:16)

Device -

The LBA bit shall be set to one to specify the address is an LBA.

DEV shall specify the selected device.

Bits(3:0) starting LBA bits (27:24)

5.10.18.4 Normal Output

Table 54: Write multiple command for normal output information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR



Device register-

DEV shall specify the selected device.

Status register-

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ will be cleared to zero

ERR will be cleared to zero.

5.10.18.5 Error Outputs

An unrecoverable error encountered during the execution of this command results in the termination of the command. The Command Block register contain the address of the sector where the first unrecoverable error occurred. The amount of data transferred is indeterminate.

Table 55: Write multiple command for normal output information

Register	7	6	5	4	3	2	1	0	
Error	Na	WP	MC	IDNF	MCR	ABRT	NM	Na	
Sector Count	Na								
LBA Low	LBA(7:	LBA(7:0)							
LBA Mid	LBA(15	5:8)							
LBA High	LBA(23	3:16)							
Device	Obs	Obs Na obs DEV LBA(27:24)							
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Error register-

IDNF shall be set to one if a user-accessible address could not be found. IDNF shall be set to one if an address outside of the range user-accessible address is requested if command aborted is not returned.

ABRT shall be set to one if an error, include an ICRC error, has occurred during an Ultra DMA data transfer. ABRT shall be set to one if an address outside of the range of user-accessible address is requested if IDNF is not set to one.

LBA Low, LBA Mid, and LBA High, Device -

Shall be written with the address of first unrecoverable error.

Status register-

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.



5.10.18.6 Prerequisites

DRDY set to one. If bit 8 of IDENTIFY DEVICE word 59 is cleared to zero, a successful SET MULTIPLE MODE command shall proceed a WRITE MULTIPLE command.

5.10.18.7 Description

This command writes the number of sectors specified in the Sector Count register.

The number of sectors per block is defined by the content of word 59 of the IDENTIFY DEVICE response.

When the WRITE MULTIPLE command is issued, the SECTOR Count register contains the number of sectors (not the number of blocks) requested. The device shall interrupt for each DRQ block transferred.

IF the number of requested sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for n sectors, where:

N = Remainder (sector count / block count).

If the WRITE MULTIPLE command is received when WRITE MULTIPLE commands are disabled, the Write Multiple operation shall be rejected with command aborted.

Device errors encountered during WRITE MULTIPLE commands are posted after the attempted device write of the block or partial block transferred. The command ends with the sector in error, even if the error was in the middle of a block. Subsequent blocks are not transferred in the event of an error.

The contents of the Command Block Registers following the transfer of a data block that had a sector in error are undefined. The host should retry the transfer as individual requests to obtain valid error information. Interrupt pending is set when the DRQ bit is set to one at the beginning of each block or partial block.

5.10.19 Write Sector(s) - 30h

Table 56: Write sector information

Register	7	6	5	4	3	2	1	0		
Command(7)	30h	30h								
C/D/H(6)	1	LBA	1	Drive	Head(L	BA 27-2	24)			
Cylinder	Cylinde	er High	(LBA 23	-16)						
High(5)										
Cylinder Low(4)	Cylinde	er Low (LBA 15-	·8)						
Sector	Sector	Numbe	r (LBA 7	'-0)						
Number(3)										
Sector Count(2)	Sector	Sector Count								
Feature(1)	Χ									

This command writes from 1 to 256 sectors as specified in the Sector Count Register. A

V1.16

TPS, Mar., 2025



sector count of zero requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register. When this command is accepted, the CompactFlash Storage Card sets BST, then sets DRQ and clears BSDY, then waits for the host to fill the sector buffer with the data to be written. No interrupt is generated to start the first host transfer operation. No data should be transferred by the host until BSY has been cleared by the host.

For multiple sectors, after the first sector of data is in the buffer, BSY shall be set and DRQ shall be cleared. After the next buffer is ready for data, BSY is cleared, DRQ is set and an interrupt is generated. When the final sector of data is transferred, BSY is set and DRQ is cleared. It shall remain in this state until the command is completed at which time BSY is cleared and an interrupt is generated. If an error occurs during a write of more than one sector, writing terminates at the sector where the error occurs. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The host may then read the command block to determine what error has occurred, and on which sector.

5.10.20 Security Set Password- F1h

5.10.20.1 Command Code

F1h

5.10.20.2 Feature Set

Security Mode feature set

5.10.20.3 Protocol

PIO data-out

5.10.20.4 Inputs

Table 57: Security set password command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na			
Command	F1h							

Device -

DEV shall specify the selected device.

Normal Outputs



Table 58: Security set password command for normal outputs information

Register	7	6	5	4	3	2	1	0	
Error	Na								
Sector Count	Na								
LBA Low	Na								
LBA Mid	Na								
LBA High	Na								
Device	obs	Na	obs	DEV	Na				
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) will be set to zero.

DRQ will be cleared to zero

ERR will be set to zero.

5.10.20.5 Error Outputs

Table 59: Security set password command for error outputs information

Register	7	6	5	4	3	2	1	0	
Error	Na	Na	Na	Na	Na	ABRT	Na	Na	
Sector Count	Na								
LBA Low	Na								
LBA Mid	Na	Na							
LBA High	Na								
Device	obs	Na	obs	DEV	Na				
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.



5.10.20.6 Prerequisites

DRDY set to one.

5.10.20.7 Description

This command transfer 512 byte of data from the host. Table 10 defines the content of this information. The data transferred controls the function of this command. Table 11 defines the interaction of the identifier and security level bits.

The revision code field shall be returned in the IDENTIFY DEVICE word 92. The valid revision codes are 0001h through FFFEh. A value of 0000h or FFFFh indicates that the Master Password Revision Code is not supported.

Table 60: Security set password command's data content

Word	Content								
0	Control Word								
	Bit 0 Identifier 0=set User password								
	1=set Master password								
	Bits (7:1) Reserved								
	Bit(8) Security level 0=High								
	1=Maximum								
	Bits(15:9) Reserved								
1-16	Password(32 bytes)								
17	Master Password Revision Code()								
18-255	Reserved								

Table 61: Security Set password command's identifier and security level bit interaction

Identifier	Level	Command result
User	High	The password supplied with the command shall be saved as the
		new User password. The Lock mode shall be enabled from the
		next power-on or hardware reset. The device shall than be
		unlocked by either the User password it the previously set
		Master password.
User	Maximum	The password supplied with the command shall be saved as the
		new User password. The lock mode shall be enabled from the
		next power-on or hardware reset. The device shall then be
		unlocked by only the User password. The Master password
		previously set is still stored in the device but shall not be unlock
Master	High or	This combination shall set a Master password but shall not
	Maximum	enable or disable the Lock mode. The security level is not
		changed. Master password revision code set to the value in



Master Password Revision Code field.

5.10.21 Security Unlock- F2h

5.10.21.1 Command Code

F2h

5.10.21.2 Feature Set

Security Mode feature set

5.10.21.3 Protocol

PIO data-out

5.10.21.4 Inputs

Table 62: Security unlock command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na			
Command	F2h							

Device register-

DEV shall specify the selected device.

Normal Outputs

Table 63: Security unlock command for inputs information

Register	7	6	5	4	3	2	1	0		
Error	Na									
Sector Count	Na									
LBA Low	Na									
LBA Mid	Na	Na								
LBA High	Na									
Device	obs	Na	obs	DEV	Na					
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR		

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.



DF (Device Fault) will be set to zero.

DRQ will be cleared to zero

ERR will be set to zero.

5.10.21.5 Error Outputs

The device shall return aborted if the device is in Frozen mode.

Table 64: Security unlock command for inputs information

Register	7	6	5	4	3	2	1	0	
Error	Na	Na	Na	Na	Na	ABRT	Na	Na	
Sector Count	Na								
LBA Low	Na								
LBA Mid	Na	Na							
LBA High	Na								
Device	obs	Na	obs	DEV	Na				
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR	

Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.10.21.6 Prerequisites

DRDY set to one.

5.10.21.7 Description

This command transfers 512 bytes of data from the host. Table13 defines the content of this information. If the Identifier bit is set to Master and the device is in high security level, then the password supplied shall be compared with the stored Master password. If the device is in maximum security level then the unlock shall be rejected.

If the Identifier bit is set to user then the device shall compare the supplied password with the stored User password. If the password compare fails then the device shall return command aborted to the host and decrements the unlock counter. This counter shall be initially set to five and shall decremented for each password mismatch when SECURITY UNLOCK and SECURITY ERASE UNIT commands shall be command aborted until a power-on



reset or a hardware reset. SECURITY UNLOCK commands issued when the device is unlocked have no effect on the unlock counter.

5.10.22 Security Erase Prepare- F3h

5.10.22.1 Command Code

F3h

5.10.22.2 Feature Set

Security Mode feature set

5.10.22.3 Protocol

Non-data

5.10.22.4 Inputs

Table 65: Security erase prepare command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na			
Command	F3h							

Device register-

DEV shall specify the selected device.

Normal Outputs

Table 66: Security erase prepare command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.



DF (Device Fault) will be set to zero.

DRQ will be cleared to zero

ERR will be set to zero.

5.10.22.5 Error Outputs

The device shall return aborted if the device is in Frozen mode.

Table 67: Security erase prepare command for error outputs information

Register	7	6	5	4	3	2	1	0		
Error	Na	Na	Na	Na	Na	ABRT	Na	Na		
Sector Count	Na									
LBA Low	Na									
LBA Mid	Na	Na								
LBA High	Na									
Device	obs	Na	obs	DEV	Na					
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR		

Error Register

ABRT shall be set to one if the device is in Frozen mode. ABRT may be set to one if the device is not able to complete the action requested by the command

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.10.22.6 Prerequisites

DRDY set to one.

5.10.22.7 Description

The SECURITY ERASE PREPARE command shall be issued immediately before the SECURITY ERASE UNIT command to enable device erasing and unlocking. This command prevents accidental loss of data on the device.

5.10.23 Security Erase Unit- F4h

5.10.23.1 Command Code

F4h

5.10.23.2 Feature Set

Security Mode feature set

5.10.23.3 Protocol



PIO data-out.

5.10.23.4 Inputs

Table 68: Security erase unit command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na	Na	Na	Na
Command	F4h							

Device register-

DEV shall specify the selected device.

Normal Outputs

Table 69: Security erase unit command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na	Na						
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion

DRDY shall be set to one.

DF (Device Fault) will be set to zero.

DRQ shall be cleared to zero

ERR shall be cleared to zero.

5.10.23.5 Error Outputs

The device shall return aborted if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, if Enhance Erase is specified but not supported, or if the data area is not successfully overwritten.

Table 70: Security erase unit command for error outputs information



Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na	Na						
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error Register

ABRT shall be set to one if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, or if the data area is not successfully overwritten. ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.10.23.6 Prerequisites

DRDY set to one. This command shall be immediately preceded by a SECURITY ERASE PREPARE command.

5.10.23.7 Description

This command transfer 512 bytes of data from the host. Table12 defines the content of this information. If the password does not match the password previously saved by the device, the device shall reject the command with command aborted.

The SECURITY ERASE PREPARE command shall be completed immediately prior to the SECURITY ERASE UNIT command. If the device receives a SECURITY ERASE UNIT command without an immediately prior SECURITY ERASE PREPARE command, the device shall command abort the SECURITY ERASE UNIT command.

When Normal Erase mode is specified, the SECURITY ERASE UNIT command shall write binary zeroes to all user data areas. The Enhanced Erase mode is optional. When Enhanced Erase Mode is specified, the device shall write predetermined data patterns to all user areas. In Enhanced Erase mode, all previously written user data shall be overwritten, including sectors that are no longer in use due to reallocation.

This command shall disable the device Lock mode, however, the Master password shall still be stored internally within the device and may be reactivated later a new User password is



set.

Table 71: Security erase unit password information

Word	Content	Content						
0	Control \	Control Word						
	Bit 0	Identifier	0=Compare User password					
			1= Compare Master password					
	Bit 1	Erase mode	0=Normal Erase					
			1=Enhanced Erase					
	Bit(15:2)) Reserved						
1-16	Password	d (32 Bytes)						
17-255	Reserved	<u> </u>						

5.10.24 Security Freeze Lock- F5h

5.10.24.1 Command Code

F5h

5.10.24.2 Feature Set

Security Mode feature set

5.10.24.3 Protocol

Non-data.

5.10.24.4 Inputs

Table 72: Security freeze lock for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	Na	Na	Na	Na	Na
Command	F5h							

Device register-

DEV shall specify the selected device.

Normal Outputs



Table 73: Security freeze lock for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion

DRDY shall be set to one.

DF (Device Fault) will be set to zero.

DRQ shall be cleared to zero

ERR shall be cleared to zero.

5.10.24.5 Error Outputs

The device shall return aborted if the device is in Frozen mode, not preceded by a SECURITY ERASE PREPARE command, if Enhance Erase is specified but not supported, or if the data area is not successfully overwritten.

Table 74: Security freeze lock for error outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na	Va .						
LBA Mid	Na	Na						
LBA High	Na							
Device	Obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error Register

ABRT shall be set to one if the device is in locked mode. ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.



DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero

ERR will be set to one if an Error register bit is set to one.

5.10.24.6 Prerequisites

DRDY set to one.

5.10.24.7 Description

The SECURITY FREEZE LOCK command shall set the device to Frozen mode. After command completion any other commands that update the device Lock mode shall be command aborted. Frozen mode shall be disabled by power-off or hardware reset. If SECURITY FREEZE LOCK shall be issued when the device in Frozen mode, the command executes and the device shall remain in Frozen mode.

Command disabled by SECURITY FREEZE LOCK are:

- SECUIRTY SET PASSWORD
- SECURITY UNLOCK
- SECURITY DISABLE PASSWORD
- SECURITY ERASE PREPARE
- SECURITY ERASE UNIT

5.10.25 Security Disable Password- F6h

5.11.25.1 Command Code

F6h

5.11.25.2 Feature Set

Security Mode feature set

5.11.25.3 Protocol

PIO data-out.

5.11.25.4 Inputs

Table 75: Security disable password command for inputs information

Register	7	6	5	4	3	2	1	0
Features	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	Na	Na	Na	Na	Na
Command	F6h							

Device register-

DEV shall specify the selected device.

Normal Outputs



Table 76: Security disable password command for normal outputs information

Register	7	6	5	4	3	2	1	0
Error	Na							
Sector Count	Na							
LBA Low	Na							
LBA Mid	Na							
LBA High	Na							
Device	obs	Na	obs	DEV	Na	Na	Na	Na
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Device register

DEV shall indicate the selected device.

Status register

BSY shall be cleared to zero indicating command completion

DRDY shall be set to one.

DF (Device Fault) will be set to zero.

DRQ shall be cleared to zero

ERR shall be cleared to zero.

5.11.25.5 Error Outputs

The device shall return aborted if the device is in Locked mode, or device is in Frozen mode.

Table 77: Security disable password command for error outputs information

Register	7	6	5	4	3	2	1	0
Error	Na	Na	Na	Na	Na	ABRT	Na	Na
Sector Count	Na							
LBA Low	Na	la						
LBA Mid	Na	Na						
LBA High	Na							
Device	obs	Na	obs	DEV	Na			
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR

Error Register

ABRT may be set to one if the device is not able to complete the action requested by the command.

Device register

DEV shall indicate the selected device.

Status register

BSY will be cleared to zero indicating command completion

DRDY will be set to one.

DF (Device Fault) should be set to one if a device fault has occurred.

DRQ will be cleared to zero



ERR will be set to one if an Error register bit is set to one.

5.11.25.6 Prerequisites

DRDY set to one. Device shall be in Unlocked mode.

5.11.25.7 Description

The SECURITY DISABLE PASSWORD command transfer 512 bytes of data from the host. Table 13 defines the content of this information. If the password selected by word 0 matches the password previously saved by the device, the device shall disable the Lock mode. This command shall not change the Master password. The Master password shall be reactivated when a User password if set.

Table 78: Security disable password command content

Word	Content						
0	Control Word						
	Bit 0 Identifier 0=Compare User password						
	1= Compare Master password						
	Bit(15:1) Reserved						
1-16	Password (32 Bytes)						
17-255	Reserved						

5.10.26 SMART

Individual SMART commands are identified by the value placed in the Feature register.

Table 79: SMART Feature register values

Value	Command
D0h	SMART Read Data
D8h	SMART ENABLE OPERATIONS
D9h	SMART DISABLE OPERATIONS

5.10.27 SMART Read Data

5.10.27.1 Command Code

B0h with a Feature register value of D0h

5.10.27.2 Feature Set

Smart Feature Set

Operation when the SMART feature set is implemented.

5.10.27.3 Protocol

PIO data-in



5.10.27.4 Inputs

Table 80: SMART command for inputs information

Register	7	6	5	4	3	2	1	0					
Features				D)h								
Sector Count		Na											
LBA Low	Na												
LBA Mid		4Fh											
LBA High				C	2h								
Device	Obs	Na	obs	DEV	Na	Na	Na	Na					
Command	B0h												

Device register-

DEV shall specify the selected device.

Normal Outputs

Table 81: SMART command for normal outputs information

Register	7	6	5	4	3	2	1	0							
Error		Na													
Sector Count		Na													
LBA Low	Na														
LBA Mid	Na														
LBA High				N	la										
Device	Obs	Na	obs	DEV	Na	Na	Na	Na							
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR							

Device Register-

DEV shall indicate the selected device.

Status register-

BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.10.27.5 Prerequisites

DRDY set to one. SMART enabled.

5.10.27.6 Description

This command returns the Device SMART data structure to the host.

Table 82: SMART data structure

BYTE	Description
0-1	Revision code
2-361	Vendor specific
362	Off-line data collection status



363	Self-test execution status byte
364-365	Total time in seconds to complete off-line data
	collection activity
366	Vendor specific
367	Off-line data collection capability
368-369	SMART capability
370	Error logging capability
	*7-1 Reserved
	*0 1 = Device error logging supported
371	Vendor specific
372	Short self-test routine recommended polling
	time (in minutes)
373	Extended self-test routine recommended
	polling time (in minutes)
374	Conveyance self-test routine recommended
	polling time (in minutes)
375-385	Reserved
386-395	Firmware Version/Date Code
396-399	Reserved
400-406	Controller name
407-511	Reserved
511	Checksum

5.10.28 SMART ENABLE OPERATIONS

5.10.28.1 Command Code

B0h with a Feature register value of D8h

5.10.28.2 Feature Set

Smart Feature Set

5.10.28.3 Protocol

Non-data

5.10.28.4 Inputs

Table 83: SMART Enable command for inputs information

Register	7	6	5	4	3	2	1	0					
Features	D8h												
Sector Count		Na											
LBA Low		Na											
LBA Mid		4Fh											
LBA High				C	2h								
Device	Obs Na obs DEV Na Na Na												
Command	B0h												

Device register-

DEV shall specify the selected device.



5.10.28.5 Normal Outputs

Table 84: SMART command for normal outputs information

Register	7	6	5	4	3	2	1	0							
Error		Na													
Sector Count		Na													
LBA Low	Na														
LBA Mid	Na														
LBA High				N	la										
Device	Obs	Na	obs	DEV	Na	Na	Na	Na							
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR							

Device Register-

DEV shall indicate the selected device.

Status register-

BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.10.28.6 Prerequisites

DRDY set to one.

5.10.28.7 Description

This command enables access to all SMART capabilities within device.

5.10.29 SMART DISABLE OPERATIONS

5.10.29.1 Command Code

B0h with a Feature register value of D9h

5.10.29.2 Feature Set

Smart Feature Set

5.10.29.3 Protocol

Non-data

5.10.29.4 Inputs

Table 85: SMART DISABLE Command for inputs information

Register	7	6	5	4	3	2	1	0							
Features		D9h													
Sector Count		Na													
LBA Low		Na													
LBA Mid				41	-h										
LBA High		C2h													



Device	Obs	Na	obs	DEV	Na	Na	Na	Na
Command				В)h			

Device register-

DEV shall specify the selected device.

5.10.29.5 Normal Outputs

Table 86: SMART command for normal outputs information

Register	7	6	5	4	3	2	1	0							
Error		Na													
Sector Count		Na													
LBA Low	Na														
LBA Mid	Na														
LBA High				N	la										
Device	Obs	Na	obs	DEV	Na	Na	Na	Na							
Status	BSY	DRDY	DF	Na	DRQ	Na	Na	ERR							

Device Register-

DEV shall indicate the selected device.

Status register-

BSY will be cleared to zero indicating command completion.

DRDY will be set to one.

DF (Device Fault) will be cleared to zero.

DRQ shall be cleared to zero.

ERR shall be cleared to zero.

5.10.29.6 Prerequisites

DRDY set to one. SMART enabled.

5.10.29.7 Description

This command disables all SMART capabilities within device.



6. Device Parameters

iCF 1SE2 device parameters are listed in Table 87.

Table 87: Device parameter

Capacity	Cylinders	Heads	Sectors	LBA	Capacity(MB)
512MB	991	16	63	998928	487.8
1GB	1,966	16	63	1981728	967.64
2GB	3,900	16	63	3931200	1,919.53
4GB	7,785	16	63	7847280	3,831.68
8GB	15,338	16	63	15662304	7,647.61
16GB	31,045	16	63	31293360	15,279.96
32GB	62,041	16	63	62537328	30,535.80
64GB	16,383	16	63	125059072	61,064.00



7. Innodisk Part Number Rule

1	2 3	3 4	5		6	7	8	9	10	11	12	13	14	15	16		17	
CODE D	E	CF	C	-	0	8	G	D	5	3	Α	С	2	D	В	-	X	
Description Disk	iCF	1SE	2	-	Ca	Capacity Control					Flash Mode	Operation Temp.	Internal Control	Ch.	Flash Type		Customiz ed Code	
	1							De	efin	iti	on			ı	, ,,			
	Code	1 st	(Di	sk))						Code	13 th (Op	eration	ı Te	mpe	rat	ure)	
D : Disk								C :	Standa	rd Grade (0) ~ +70 °	C)						
										W :	Indust	rial Grade (-40 ~ +8	85 °C)			
Code 2	nd ∼ į	5 th (For	m	Fac	cto	r)				Cod	e 14 th (I	nternal	Cor	ntrol	Со	de)	
ECFC : CF, Type I										1~	9 TSOP	PCB versio	n					
Code	6 th (∨8 th	(Ca	ара	cit	y)				Code 15 th (Channel of data transfer)								
512: 512MB										S: Single Channel								
01G: 1GB										D: Dual Channels								
02G: 2GB																		
04G: 4GB										Code 16 th (Flash Type)								
08G: 8GB										B: Toshiba SLC								
16G: 16GB																		
32G: 32GB										(Code 1	7 th (Cus	tomize	d/Ir	ntern	al	Code)	
64G: 64GB																		
Code 9	9 th ∼	11 th	(C	ont	rol	ler	')											
D53 : ID232																		
Code 12 th (Flash Mode)																		
A: Async Flash																		