innodisk

M.2 ((P80))

4IG2-P Series

| Customer: | |
|-------------|--|
| Customer | |
| Part | |
| Number: | |
| Innodisk | |
| Part | |
| Number: | |
| Innodisk | |
| Model Name: | |
| Date: | |

| Innodisk | Customer |
|----------|----------|
| Approver | Approver |
| | |

Total Solution For Industrial Flash Storage

Table of contents

| 1. PRODUCT OVERVIEW | 8 |
|---|----|
| 1.1 INTRODUCTION OF INNODISK M.2 (P80) 4IG2-P | 8 |
| 1.2 Product View and Models | 8 |
| 1.3 PCIE INTERFACE | 9 |
| 2.1 CAPACITY AND DEVICE PARAMETERS | 10 |
| 2.2 PERFORMANCE | 10 |
| 2.3 ELECTRICAL SPECIFICATIONS | |
| 2.3.1 Power Requirement | |
| 2.3.2 Power Consumption | |
| 2.4 Environmental Specifications | |
| 2.4.1 Temperature Ranges | |
| 2.4.2 Humidity | |
| 2.4.3 Shock and Vibration | |
| 2.4.4 Mean Time between Failures (MTBF) | |
| 2.5 CE AND FCC COMPATIBILITY | 12 |
| 2.6 RoHS COMPLIANCE | 12 |
| 2.7 RELIABILITY | 13 |
| 2.8 Transfer Mode | 13 |
| 2.10 MECHANICAL DIMENSIONS | 15 |
| 2.11 ASSEMBLY WEIGHT | 16 |
| 2.12 SEEK TIME | 16 |
| 2.13 NAND FLASH MEMORY | 16 |
| 3. THEORY OF OPERATION | |
| 3.1 Overview | 17 |
| 3.2 PCIE GEN. 4 x4 CONTROLLER | 17 |
| 3.3 Error Detection and Correction | |
| 3.4 WEAR-LEVELING | |
| 3.5 BAD BLOCKS MANAGEMENT | |
| 3.6 IDATA GUARD | |
| 3.7 GARBAGE COLLECTION/TRIM | |
| 3.8 THERMAL MANAGEMENT | 19 |
| 3.9 THERMAL THROTTLING | 19 |
| 3.10 IPOWER GUARD | 19 |
| 3.11 DIE RAID | 19 |
| 3.12 TCG OPAL | 19 |
| 4. INSTALLATION REQUIREMENTS | 20 |

| 4.1 M.2 (P80) 4IG2-P PIN DIRECTIONS | 20 |
|---|----|
| 4.2 ELECTRICAL CONNECTIONS FOR M.2 (P80) 4IG2-P | 20 |
| 4.3 DEVICE DRIVE | 20 |
| 5. SMART / HEALTH INFORMATION | 21 |
| 5.1 GET LOG PAGE (LOG IDENTIFIER 02H) | 21 |
| 6. PART NUMBER RULE | 25 |

Features:

- PCIe Gen. 4x4, NVMe SSD
- Kioxia 3D TLC NAND
- Support iSLC / Ultra iSLC technology
- M.2 2280-D2-M
- iPower Guard
- iData Guard
- Thermal Throttling Management
- Support End-to-End Data Path Protection (ETEP)
- 256-bit AES hardware-based encryption
- Support TCG Opal Function

Performance:

- Sequential Read up to 6,950 MB/s
- Sequential Write up to 4,700 MB/s

Power Requirements:

| Input Voltage: | 3.3V±5% |
|------------------------------|---------|
| Max Operating Wattage (R/W): | 8.5W |
| Idle Wattage: | 2.3W |

Reliability:

| Capacity | TBW (Client) | DWPD |
|----------|-----------------|------|
| 160GB | 8,897 | 33.5 |
| 320GB | 17,550 | 33.0 |
| 640GB | 37,903 | 35.7 |
| 1.28TB | 25,652 | 12.1 |

| Data Retention | 1 Year |
|----------------|---------|
| Warranty | 5 Years |

For warranty details, please refer to:

https://www.innodisk.com/en/support_and_service/warranty

REVISION HISTORY

| Revision | Description | Date |
|----------|---------------|------------|
| V1.0 | First release | Mar., 2025 |

List of Tables

| TABLE 1: DEVICE PARAMETERS | 10 |
|---|----|
| TABLE 2: PERFORMANCE - 112 LAYERS 3D TLC | 10 |
| TABLE 3: INNODISK M.2 (P80) 4IG2-P POWER REQUIREMENT | 11 |
| TABLE 4: TYPICAL POWER CONSUMPTION | 11 |
| TABLE 5: TEMPERATURE RANGE FOR M.2 (P80) 4IG2-P | 11 |
| TABLE 6: SHOCK/VIBRATION TESTING FOR M.2 (P80) 4IG2-P | 11 |
| TABLE 7: M.2 (P80) 4IG2-P MTBF | 12 |
| TABLE 8: M.2 (P80) 4IG2-P TBW | 13 |
| TABLE 9: INNODISK M.2 (P80) 4IG2-P PIN ASSIGNMENT | 14 |
| TABLE 10: INNODISK M.2 (P80) 4IG2-P LED INDICATOR | 14 |
| TABLE 11: GET LOG PAGE - SMART / HEALTH INFORMATION LOG | 21 |



List of Figures

| FIGURE 1: INNODISK M.2 (P80) 4IG2-P (STANDARD TEMPERATURE) | 8 |
|--|----|
| FIGURE 2: INNODISK M.2 (P80) 4IG2-P (WIDE TEMPERATURE) | 9 |
| FIGURE 3: INNODISK M.2 (P80) 4IG2-P WITH HEAT-SPREADING COPPER LAYER DIAGRAM | 15 |
| FIGURE 4: INNODISK M.2 (P80) 4IG2-P WITH HEAT-SPREADING COPPER LAYER DIAGRAM | 15 |
| FIGURE 5: INNODISK M.2 (P80) 4IG2-P | 16 |
| FIGURE 6: INNODISK M.2 (P80) 4IG2-P BLOCK DIAGRAM | 17 |
| FIGURE 7: SIGNAL SEGMENT AND POWER SEGMENT | 20 |

V1.0

1. Product Overview

1.1 Introduction of Innodisk M.2 (P80) 4IG2-P

Innodisk M.2 (P80) 4IG2-P is Ultra iSLC series which is designed to outdo the endurance, performance and reliability of 3D TLC-based solutions. Through the use of flash management algorithms, Ultra iSLC improves SSD endurance up to 100,000 times. In addition, Ultra iSLC improves the performance of solid state drives, with similar write performance of SLC-based solutions.

M.2 (P80) 4IG2-P supports PCIe Gen. 4x4, and it is compliant with NVMe 1.4 providing excellent performance. M.2 (P80) 4IG2-P with heat-spreading design dissipate heat generating from IC making SSD perform more steady. M.2 (P80) 4IG2-P have Die RAID protection to reduce bad blocks happening and optimize data integrity.

Innodisk M.2 (P80) 4IG2-P provides ultra-speed and high IOPS and offers maximum capacity up to 1.28TB, making the SSD optimal for server and heavy data workload applications.

Innodisk M.2 (P80) 4IG2-P is designed with AES engine, which is built-in the controller. When controller receives the data package from host, AES engine encrypts the data package and save the encrypted data into NAND flash. Thus, unauthorized personal has no access to decrypt the data in NAND flash.

CAUTION TRIM must be enabled.

TRIM enables SSD's controller to skip invalid data instead of moving. It can free up significant amount of resources, extends the lifespan of SSD by reducing erase, and write cycles on the SSD. Innodisk's handling of garbage collection along with TRIM command improves write performance on SSDs.

1.2 Product View and Models

Innodisk M.2 (P80) 4IG2-P is available in follow capacities within 3D TLC flash ICs.

M.2 (P80) 4IG2-P 160GB M.2 (P80) 4IG2-P 320GB M.2 (P80) 4IG2-P 640GB M.2 (P80) 4IG2-P 1.28TB



Figure 1: Innodisk M.2 (P80) 4IG2-P (Standard Temperature)





Figure 2: Innodisk M.2 (P80) 4IG2-P (Wide Temperature)

1.3 PCIe Interface

Innodisk M.2 (P80) 4IG2-P supports PCIe Gen. 4 interface and compliant with NVMe 1.4. M.2 (P80) 4IG2-P can work under PCIe Gen. 1, Gen. 2, Gen. 3 and Gen. 4.

Most of operating system includes NVMe in-box driver now. For more information about the driver support in each OS, please visit <u>https://nvmexpress.org/drivers/</u>.



2. Product Specifications

2.1 Capacity and Device Parameters

M.2 (P80) 4IG2-P device parameters are shown in Table 1.

| Capacity | LBA | User Capacity(MB) |
|----------|------------|-------------------|
| 160GB | 312581808 | 152627 |
| 320GB | 625142448 | 305245 |
| 640GB | 1250263728 | 610480 |
| 1.28TB | 2500506288 | 1220950 |

Table 1: Device parameters

2.2 Performance

Burst Transfer Rate: 8 GB/s

| Capacity | Unit | 160GB | 320GB | 640GB | 1.28TB |
|----------------|-------|---------|---------|---------|---------|
| Sequential** | | E 0E0 | 6.000 | | |
| Read (Q8T1) | MD /a | 5,850 | 6,900 | 6,650 | 6,650 |
| Sequential** | MB/s | 2 200 | 4 200 | 4,700 | 4 500 |
| Write (Q8T1) | | 2,300 | 4,200 | 4,700 | 4,500 |
| 4KB Random** | | 404 000 | 909 000 | | 919 000 |
| Read (Q32T16) | IOPS | 494,000 | 898,000 | 905,000 | 818,000 |
| 4KB Random** | 10PS | E08 000 | 762 000 | 797 000 | 700 000 |
| Write (Q32T16) | | 598,000 | 763,000 | 787,000 | 700,000 |

Note: * Performance results are measured in Room Temperature with Out-of-Box devices and may vary depending on overall system setup.

** Performance results are based on CrystalDiskMark 8.0.1 with file size 1000MB. Unit of 4KB items is I.O.P.S.

Performance may be different because ST and WT adopt different thermal solutions.

2.3 Electrical Specifications

2.3.1 Power Requirement

Table 3: Innodisk M.2 (P80) 4IG2-P Power Requirement

| Item | Symbol | Rating | Unit |
|---------------|--------|---------------|------|
| Input voltage | VIN | +3.3 DC +- 5% | V |

2.3.2 Power Consumption

| Table 4: T | vpical Power | [•] Consumption |
|------------|----------------|--------------------------|
| | , picai i onci | Combamperon |

| Mode | Power Consumption (W) |
|---------------|-----------------------|
| Read | 8.5 |
| Write | 7.3 |
| Idle | 2.3 |
| Power-on peak | 8.7 |

Target: 1.28TB M.2 (P80) 4IG2-P

Note: Current results may vary depending on system components and power circuit design

Please refer to the test report for other capacities

2.4 Environmental Specifications

2.4.1 Temperature Ranges

Table 5: Temperature range for M.2 (P80) 4IG2-P

| Temperature | Range |
|-------------|--|
| Operating | Standard Grade: 0°C to +70°C Wide Grade: -40°C to +85°C |
| Storage | -40°C to +85°C SOP |

2.4.2 Humidity

Relative Humidity: 10-95%, non-condensing

2.4.3 Shock and Vibration

Table 6: Shock/Vibration Testing for M.2 (P80) 4IG2-P

| Reliability | Test Conditions | Reference Standards |
|------------------|---------------------------------|----------------------------|
| Vibration | 7 Hz to 2K Hz, 20G, 3 axes | IEC 60068-2-6 |
| Mechanical Shock | Duration: 0.5ms, 1500 G, 3 axes | IEC 60068-2-27 |



2.4.4 Mean Time between Failures (MTBF)

Table 7 summarizes the MTBF prediction results for various M.2 (P80) 4IG2-P configurations. The analysis was performed using a RAM Commander[™] failure rate prediction.

- **Failure Rate**: The total number of failures within an item population, divided by the total number of life units expended by that population, during a particular measurement interval under stated condition.
- **Mean Time between Failures (MTBF)**: A basic measure of reliability for repairable items: The mean number of life units during which all parts of the item perform within their specified limits, during a particular measurement interval under stated conditions.

Table 7: M.2 (P80) 4IG2-P MTBF

| Product | Condition | MTBF (Hours) |
|---------------------------|---------------------------|--------------|
| Innodisk M.2 (P80) 4IG2-P | Telcordia SR-332 GB, 25°C | >3,000,000 |

2.5 CE and FCC Compatibility

M.2 (P80) 4IG2-P conforms to CE and FCC requirements.

2.6 RoHS Compliance

M.2 (P80) 4IG2-P is fully compliant with RoHS directive.



2.7 Reliability

| | Table 6: M.2 (Pou) 4102-P | |
|--------------------|----------------------------|-----------------|
| Parameter | Value | |
| Flash endurance | 160GB-640GB: 100,000 P/E c | cycles |
| | 1.28TB: 30,000 P/E cycles | |
| Error Correct Code | Support(LDPC) | |
| Data Retention | Under 40°C: | |
| | 1 Year at NAND Life End | |
| TBW* (Total Bytes | s Written) Unit: TB | |
| Capacity | Sequential workload | Client workload |
| 160GB | 14,204 | 8,897 |
| 320GB | 28,409 | 17,550 |
| 640GB | 56,818 | 37,903 |
| 1.28TB | 34889 | 25,652 |
| ste B.L | • | |

Table 8: M.2 (P80) 4IG2-P TBW

* Note:

1. Sequential: Mainly sequential write are estimated by PassMark Burnin Test v8.1 pro.

 Client: Follow JESD218 Test method and JESD219A Workload, tested by ULINK. (The capacity lower than 64GB client workload is not specified in JEDEC219A, the values are estimated.)

3. Based on out-of-box performance.

2.8 Transfer Mode

M.2 (P80) 4IG2-P support following transfer mode:

PCIe Gen. 4: 8GB/s

PCIe Gen. 3: 4GB/s

PCIe Gen. 2: 2GB/s

PCIe Gen. 1: 1GB/s

2.9 Pin Assignment

Innodisk M.2 (P80) 4IG2-P follows standard M.2 spec, socket 3, key M PCIe-based SSD pinout. See Table 9 for M.2 (P80) 4IG2-P pin assignment.

| Signal NamePin #Fin #Signal Name3.3V7475GND3.3V7473GND3.3V7271GND3.3V7069NCNC6867NCNC6867NCNotch6665NotchNotch6261NotchNotch6059NotchNotch5657GNDNC5455REFCLKpCLKREQ# (I/O)(0/3.3V)5253REFCLKpNC4647PERp0ALERT4445GNDNC(reserved for SMB_DATA(I/O)(0/1.8V)4243PETp0NC3637PERp1NC3631PETp1NC3631PETp1NC2233GNDNC2425PERp1NC2425PERp2NC2425PERp2NC2425PERp2NC2425PERp2NC2223PERp2NC2415GNDNC2223PERp2NC2425PERp2NC2425PERp2NC2425PERp2NC2425PERp3NC2425PERp3NC2425PERp3NC1617PETp2 | Table 9: Innodisk M.2 (P80) 4162-P Pin Assignment | | | |
|---|---|-------|----|---------|
| 3.3V 74 73 GND 3.3V 72 71 GND 3.3V 70 69 NC NC 68 67 NC Notch 66 65 Notch Notch 64 63 Notch Notch 60 59 Notch Notch 60 59 Notch NC 56 57 GND NC 54 55 REFCLKp CLKREQ# (I/O)(0/3.3V) 50 51 GND NC 48 49 PERp0 NC 46 47 PER0 NC 46 47 PER0 NC(reserved for SMB_DATA)(I/O)(0/1.8V) 42 43 PETp0 NC 36 37 PERp1 NC 36 37 PERp1 NC 36 37 PERp1 NC 36 37 PERp1 NC 38 <th>Signal Name</th> <th>Pin #</th> <th></th> <th>-</th> | Signal Name | Pin # | | - |
| 3.3V 72 71 GND 3.3V 70 69 NC 3.3V 70 69 NC NC 68 67 NC Notch 66 65 Notch Notch 62 61 Notch Notch 60 59 Notch NC 58 NC 56 57 GND NC 54 55 REFCLKp CLKREQ# (I/O)(0/3.3V) 52 53 REFCLKn PERST# (1)(0/3.3V) 50 51 GND NC 48 49 PERp0 NC 48 49 PERp0 NC 46 47 PERn0 ALERT 44 45 GND NC(reserved for SMB_DATA)(1/O(O/1.8V) 42 43 PETp0 NC 36 37 PERp1 NC 36 37 PERp1 NC | | | | |
| 3.3V 70 69 NC NC 68 67 NC Notch 66 65 Notch Notch 64 63 Notch Notch 62 61 Notch Notch 60 59 Notch Notch 60 59 Notch NC 58 | | | | GND |
| NC6867NCNotch6665NotchNotch6463NotchNotch6261NotchNotch6059NotchNC58NC5657GNDNC5455REFCLKpCLKREQ# (I/O)(0/3.3V)5051GNDNC4849PERp0NC4647PERn0ALERT4445GNDNC(reserved for SMB_DATA)(I/O)(0/1.8V)4243PERD3839GNDNC3637PERp1NC3637PERp1NC3637PERp1NC3631PETp1NC2627GNDNC2425PERp2NC2021GND3JV1617PETp23JV1617PETp33JV1213PERp3NC89GND3JV1415GND3JV145PETp33JV145PETp33JV445PETp33JV23GNDNC89GNDNC67PETp33JV23GNDNC67PETp33JV23GNDNC67PETp3< | 3.3V | 72 | 71 | GND |
| Notch6665NotchNotch6463NotchNotch6059NotchNC58NC5657GNDNC5455REFCLKpCLKREQ# (I/O)(0/3.3V)5253REFCLKnPERST# (1)(0/3.3V)5051GNDNC4849PERp0NC4647PERn0ALERT4445GNDNC(reserved for SMB_DATA)(I/O)(0/1.8V)4243PETp0NC3637PERp1NC3435PERn1GND3839GNDNC2425PERp1NC2627GNDNC2425PERp2NC2021GND3.3V1617PETp23.3V1213PERp3LED#(O)(OD)1011PERp33.3V445PETn33.3V23GND | 3.3V | 70 | 69 | NC |
| Notch6463NotchNotch6059NotchNC58NC5657GNDNC5455REFCLKpCLKREQ# (I/O)(0/3.3V)5253REFCLKnPERST# (I)(0/3.3V)5051GNDNC4849PERp0NC4647PERn0ALERT4445GNDNC(reserved for SMB_DATA)(I/O)(0/1.8V)4243PETp0NC3637PERp1NC3637PERp1NC3633GNDNC2829PETn1NC2627GNDNC2627GNDNC2021GND3.3V1617PETp23.3V1617PETp23.3V1213PERp3LED#(O)(OD)1011PERp33.3V23GNDNC89GND3.3V145PETp33.3V145PETp33.3V445PETp33.3V445PETp33.3V23GND | NC | 68 | 67 | NC |
| Notch6261NotchNotch6059NotchNC58NC5657GNDNC5455REFCLKpCLKREQ# (I/O)(0/3.3V)5253REFCLKnPERST# (1)(0/3.3V)5051GNDNC4849PERp0NC4647PERn0ALERT4445GNDNC(reserved for SMB_DATA)(I/O)(O/1.8V)4243PETp0NC(reserved for SMB_CLK)4041PETn0GND3839GNDNC3637PERp1NC3435PERn1GND3233GNDNC2829PETn1NC2627GNDNC2223PERp2NC2021GND3.3V1617PETp23.3V1213PERp3LED#(O)(OD)1011PERn3NC89GND3.3V23GND | Notch | 66 | 65 | Notch |
| Notch6059NotchNC58INC5657GNDNC5455REFCLKpCLKREQ# (I/O)(0/3.3V)5253REFCLKnPERST# (I)(0/3.3V)5051GNDNC4849PERp0NC4647PERn0ALERT4445GNDNC(reserved for SMB_DATA)(I/O)(O/1.8V)4243PETp0NC(reserved for SMB_CLK)4041PETn0GND3839GNDNC3637PERp1NC3637PERp1NC3031PETp1NC2829PETn1NC2425PERp2NC2021GND3.3V1617PETp23.3V1213PERp3LED#(O)(OD)1011PERn3NC89GND3.3V23GNDNC89GND3.3V1213PETp33.3V23GND | Notch | 64 | 63 | Notch |
| NC 58 Image: constraint of the system of th | Notch | 62 | 61 | Notch |
| NC5657GNDNC5455REFCLKpCLKREQ# (I/O)(0/3.3V)5253REFCLKnPERST# (I)(0/3.3V)5051GNDNC4849PERp0NC4647PERn0ALERT4445GNDNC(reserved for SMB_DATA)(I/O)(0/1.8V)4243PETp0NC(reserved for SMB_CLK)4041PETn0GND3839GNDNC3637PERp1NC3637PERp1NC3435PERn1GND3233GNDNC3031PETp1NC2829PETn1NC2627GNDNC2223PERp2NC2021GND3.3V1617PETp23.3V1213PERp3LED#(0)(OD)1011PERn3NC67PETp33.3V23GND | Notch | 60 | 59 | Notch |
| NC5455REFCLKpCLKREQ# (I/O)(0/3.3V)5253REFCLKnPERST# (I)(0/3.3V)5051GNDNC4849PERp0NC4647PERn0ALERT4445GNDNC(reserved for SMB_DATA)(I/O)(O/1.8V)4243PETp0NC(reserved for SMB_CLK)4041PETn0GND3839GNDNC3637PERp1NC3435PERn1GND3233GNDNC2829PETn1NC2627GNDNC2223PERp2NC2425PERp2NC2021GND3.3V1617PETp23.3V1213PERp3LED#(O)(OD)1011PERp3NC67PETp33.3V23GND | NC | 58 | | |
| CLKREQ# (I/O)(0/3.3V) 52 53 REFCLKn PERST# (1)(0/3.3V) 50 51 GND NC 48 49 PERp0 NC 46 47 PERn0 ALERT 44 45 GND NC(reserved for SMB_DATA)(I/O)(O/1.8V) 42 43 PETp0 NC(reserved for SMB_CLK) 40 41 PETn0 GND 38 39 GND NC 36 37 PERp1 NC 34 35 PERn1 GND 32 33 GND NC 30 31 PETp1 NC 28 29 PETn1 NC 26 27 GND NC 24 25 PERp2 NC 20 21 GND 3.3V 16 17 PETp2 3.3V 16 17 PERp3 3.3V 12 13 PERp3 | NC | 56 | 57 | GND |
| PERST# (1)(0/3.3V) 50 51 GND NC 48 49 PERp0 NC 46 47 PERn0 ALERT 44 45 GND NC(reserved for SMB_DATA)(I/O)(O/1.8V) 42 43 PETp0 NC(reserved for SMB_CLK) 40 41 PETn0 GND 38 39 GND NC 36 37 PERp1 NC 36 37 PERp1 NC 34 35 PERn1 GND 32 33 GND NC 30 31 PETp1 NC 26 27 GND NC 26 27 GND NC 20 21 GND 3.3V 18 19 PETp2 3.3V 16 17 PERp3 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC <td>NC</td> <td>54</td> <td>55</td> <td>REFCLKp</td> | NC | 54 | 55 | REFCLKp |
| NC 48 49 PERp0 NC 46 47 PERn0 ALERT 44 45 GND NC(reserved for SMB_DATA)(I/O)(O/1.8V) 42 43 PETp0 NC(reserved for SMB_CLK) 40 41 PETn0 GND 38 39 GND NC 36 37 PERp1 NC 36 37 PERp1 NC 34 35 PERn1 GND 32 33 GND NC 30 31 PETp1 NC 26 27 GND NC 26 27 GND NC 22 23 PERp2 NC 20 21 GND 3.3V 18 19 PETp2 3.3V 16 17 PETn2 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC <td< td=""><td>CLKREQ# (I/O)(0/3.3V)</td><td>52</td><td>53</td><td>REFCLKn</td></td<> | CLKREQ# (I/O)(0/3.3V) | 52 | 53 | REFCLKn |
| NC 46 47 PERn0 ALERT 44 45 GND NC(reserved for SMB_DATA)(I/O)(O/1.8V) 42 43 PETp0 NC(reserved for SMB_CLK) 40 41 PETn0 GND 38 39 GND NC(reserved for SMB_CLK) 40 41 PETn0 GND 38 39 GND NC 36 37 PERp1 NC 36 37 PERp1 NC 34 35 PERn1 GND 32 33 GND NC 28 29 PETp1 NC 26 27 GND NC 24 25 PERp2 NC 20 21 GND 3.3V 18 19 PETp2 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PETp3 <t< td=""><td>PERST# (I)(0/3.3V)</td><td>50</td><td>51</td><td>GND</td></t<> | PERST# (I)(0/3.3V) | 50 | 51 | GND |
| ALERT4445GNDNC(reserved for SMB_DATA)(I/O)(O/1.8V)4243PETp0NC(reserved for SMB_CLK)4041PETn0GND3839GNDNC3637PERp1NC3435PERn1GND3233GNDNC3031PETp1NC2829PETn1NC2627GNDNC2425PERp2NC2021GND3.3V1617PETp23.3V1415GND3.3V1213PERp3LED#(O)(OD)1011PERn3NC89GND3.3V23GND3.3V23GNDNC89GNDNC67PETp33.3V23GND | NC | 48 | 49 | PERp0 |
| NC(reserved for SMB_DATA)(I/O)(O/1.8V) 42 43 PETp0 NC(reserved for SMB_CLK) 40 41 PETn0 GND 38 39 GND NC 36 37 PERp1 NC 34 35 PERp1 NC 32 33 GND NC 24 25 PETp1 NC 26 21 GND NC 20 21 GND NC 20 21 GND 3.3V 16 17 PETp2 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PETp3 NC 6 7 PETp3 3.3V 4 </td <td>NC</td> <td>46</td> <td>47</td> <td>PERn0</td> | NC | 46 | 47 | PERn0 |
| SMB_DATA)(I/O)(O/1.8V) 42 43 PETPU NC(reserved for SMB_CLK) 40 41 PETn0 GND 38 39 GND NC 36 37 PERp1 NC 34 35 PERp1 NC 34 35 PERp1 GND 32 33 GND NC 30 31 PETp1 NC 28 29 PETn1 NC 26 27 GND NC 24 25 PERp2 NC 20 21 GND 3.3V 18 19 PETp2 3.3V 16 17 PETp2 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PETp3 NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 | ALERT | 44 | 45 | GND |
| GND 38 39 GND NC 36 37 PERp1 NC 34 35 PERn1 GND 32 33 GND NC 34 35 PERn1 GND 32 33 GND NC 30 31 PETp1 NC 28 29 PETn1 NC 26 27 GND NC 24 25 PERp2 NC 20 21 GND NC 20 21 GND 3.3V 16 17 PETp2 3.3V 16 17 PERp3 .3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 3 GND | | 42 | 43 | РЕТр0 |
| NC 36 37 PERp1 NC 34 35 PERn1 GND 32 33 GND NC 30 31 PETp1 NC 28 29 PETn1 NC 26 27 GND NC 24 25 PERp2 NC 22 23 PERn2 NC 20 21 GND 3.3V 18 19 PETp2 3.3V 16 17 PERp3 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 3 GND | NC(reserved for SMB_CLK) | 40 | 41 | PETn0 |
| NC 34 35 PERn1 GND 32 33 GND NC 30 31 PETp1 NC 28 29 PETn1 NC 26 27 GND NC 26 27 GND NC 24 25 PERp2 NC 22 23 PERn2 NC 20 21 GND 3.3V 18 19 PETp2 3.3V 16 17 PERn3 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 3 GND | GND | 38 | 39 | GND |
| GND 32 33 GND NC 30 31 PETp1 NC 28 29 PETn1 NC 26 27 GND NC 24 25 PERp2 NC 22 23 PERn2 NC 20 21 GND 3.3V 18 19 PETp2 3.3V 16 17 PETn2 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 3 GND | NC | 36 | 37 | PERp1 |
| NC 30 31 PETp1 NC 28 29 PETn1 NC 26 27 GND NC 24 25 PERp2 NC 22 23 PERp2 NC 20 21 GND 3.3V 18 19 PETp2 3.3V 16 17 PETp2 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 6 7 PETp3 3.3V 4 5 PETp3 3.3V 2 3 GND | NC | 34 | 35 | PERn1 |
| NC 28 29 PETn1 NC 26 27 GND NC 24 25 PERp2 NC 22 23 PERn2 NC 20 21 GND 3.3V 18 19 PETp2 3.3V 16 17 PETn2 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 6 7 PETp3 3.3V 4 5 PETp3 3.3V 2 3 GND | GND | 32 | 33 | GND |
| NC 26 27 GND NC 24 25 PERp2 NC 22 23 PERn2 NC 20 21 GND 3.3V 18 19 PETp2 3.3V 16 17 PETn2 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 3 GND | NC | 30 | 31 | PETp1 |
| NC 24 25 PERp2 NC 22 23 PERn2 NC 20 21 GND 3.3V 18 19 PETp2 3.3V 16 17 PETn2 3.3V 16 17 PETn2 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 8 9 GND NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 3 GND | NC | 28 | 29 | PETn1 |
| NC 22 23 PERn2 NC 20 21 GND 3.3V 18 19 PETp2 3.3V 16 17 PETn2 3.3V 16 17 PETn2 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 8 9 GND 3.3V 4 5 PETn3 3.3V 2 3 GND | NC | 26 | 27 | GND |
| NC 20 21 GND 3.3V 18 19 PETp2 3.3V 16 17 PETn2 3.3V 14 15 GND 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 8 9 GND 3.3V 4 5 PETn3 3.3V 2 3 GND | NC | 24 | 25 | PERp2 |
| 3.3V 18 19 PETp2 3.3V 16 17 PETn2 3.3V 16 17 PETn2 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 8 9 GND NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 3 GND | NC | 22 | 23 | PERn2 |
| 3.3V 16 17 PETn2 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 8 9 GND 3.3V 4 5 PETn3 3.3V 2 3 GND | NC | 20 | 21 | GND |
| 3.3V 14 15 GND 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 8 9 GND NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 3 GND | 3.3V | 18 | 19 | PETp2 |
| 3.3V 12 13 PERp3 LED#(O)(OD) 10 11 PERn3 NC 8 9 GND NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 3 GND | 3.3V | 16 | 17 | PETn2 |
| LED#(O)(OD) 10 11 PERn3 NC 8 9 GND NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 3 GND | 3.3V | 14 | 15 | GND |
| LED#(O)(OD) 10 11 PERn3 NC 8 9 GND NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 3 GND | 3.3V | 12 | 13 | PERp3 |
| NC 6 7 PETp3 3.3V 4 5 PETn3 3.3V 2 3 GND | LED#(0)(0D) | 10 | 11 | PERn3 |
| 3.3V 4 5 PETn3 3.3V 2 3 GND | NC | 8 | 9 | GND |
| 3.3V 4 5 PETn3 3.3V 2 3 GND | NC | 6 | 7 | РЕТр3 |
| 3.3V 2 3 GND | | 4 | 5 | |
| | | | | |
| 1 GND | | | | |


Table 9: Innodisk M.2 (P80) 4IG2-P Pin Assignment

Table 10: Innodisk M.2 (P80) 4IG2-P LED indicator

| LED Color | Function | |
|-----------|----------|--|
| Croop | Power on | |
| Green | Access | |



2.10 Mechanical Dimensions






Figure 3: Innodisk M.2 (P80) 4IG2-P with heat-spreading copper layer diagram

M.2 Type 2280-D2-M with heatsink (Default accessory for WT)




Figure 4: Innodisk M.2 (P80) 4IG2-P with heat-spreading copper layer diagram

Note: The appearance of silicone oil seeping out from the inside of the thermal pad is a normal occurrence.

Silicone oil is not electrically conductive, so it does not impact the functionality of SSD.



M.2 Type 2280-D2-M




Figure 5: Innodisk M.2 (P80) 4IG2-P

2.11 Assembly Weight

An Innodisk M.2 (P80) 4IG2-P within NAND flash ICs, 128GB's weight is 7 grams approximately.

2.12 Seek Time

Innodisk M.2 (P80) 4IG2-P is not a magnetic rotating design. There is no seek or rotational latency required.

2.13 NAND Flash Memory

Innodisk M.2 (P80) 4IG2-P uses 3D TLC NAND flash memory, which is non-volatility, high reliability and high speed memory storage.



3. Theory of Operation

3.1 Overview

Figure 6 shows the operation of Innodisk M.2 (P80) 4IG2-P from the system level, including the major hardware blocks.




Figure 6: Innodisk M.2 (P80) 4IG2-P Block Diagram

Innodisk M.2 (P80) 4IG2-P integrates a PCIe Gen. 4x4 controller and NAND flash memories. Communication with the host occurs through the host interface, using the standard NVM protocol. Communication with the flash device(s) occurs through the flash interface. The AES engine was built-in the DP2 controller. When M.2 (P80) 4IG2-P is initiated with Firmware, AES engine will generate a random number to be an AES key. Each SSD has a unique AES key when it leaves the factory.

3.2 PCIe Gen. 4 x4 Controller

Innodisk M.2 (P80) 4IG2-P is a PCIe Gen. 4x4 controller is compliant with NVMe 1.4, up to 32.0Gbps transfer speed. Also it is compliant with PCIe Gen 1, Gen 2, Gen 3, and Gen 4 specification. The controller supports up to 8 channels for flash interface.



3.3 Error Detection and Correction

Innodisk M.2 (P80) 4IG2-P is designed with hardware LDPC ECC engine with hard-decision and soft-decision decoding. Low-density parity-check (LDPC) codes have excellent error correcting performance close to the Shannon limit when decoded with the belief-propagation (BP) algorithm using soft-decision information.

3.4 Wear-Leveling

Flash memory can be erased within a limited number of times. This number is called the **erase cycle limit** or **write endurance limit** and is defined by the flash array vendor. The erase cycle limit applies to each individual erase block in the flash device.

Innodisk M.2 (P80) 4IG2-P uses a combination of two types of wear leveling- dynamic and static wear-leveling to distribute write cycling across an SSD and balance erase count of each block, thereby extending flash lifetime.

3.5 Bad Blocks Management

Bad Blocks are blocks that contain one or more invalid bits whose reliability are not guaranteed. The Bad Blocks may be presented while the SSD is shipped, or may develop during the life time of the SSD. When the Bad Blocks is detected, it will be flagged, and not be used anymore. The SSD implement Bad Blocks management, Bad Blocks replacement, Error Correct Code to avoid data error occurred. The functions will be enabled automatically to transfer data from Bad Blocks to spare blocks, and correct error bit.

3.6 iData Guard

Innodisk's iData Guard is a comprehensive data protection mechanism that functions before and after a sudden power outage to the SSD. Low-power detection terminates data writing before an abnormal power-off, while table-remapping after power-on deletes corrupt data and maintains data integrity. Innodisk's iData Guard provides effective power cycling management, preventing data stored in flash from degrading with use.

3.7 Garbage Collection/TRIM

Garbage collection and TRIM technology is used to maintain data consistency and perform continual data cleansing on SSDs. It runs as a background process, freeing up valuable controller resources while sorting good data into available blocks, and deleting bad blocks. It also significantly reduces write operations to the drive, thereby increasing the SSD's speed and lifespan.



3.8 Thermal Management

M.2 (P80) 4IG2-P has built-in thermal sensor which can detect environment temperature of SSD. In the meantime, firmware will monitor the thermal sensor to prevent any failure of overheating. During extreme temperature, firmware will adjust the data transfer behavior to maintain the SSD's reliable operation.

3.9 Thermal throttling

Thermal throttling is a protective mechanism designed to safeguard components from potential damage caused by excessive temperatures. When an SSD approaches a critical temperature threshold, Innodisk firmware activates the thermal throttling mechanism to regulate the SSD's temperature. Thermal throttling is crucial for SSDs since it prevents drive damage, which could otherwise result in data loss. However, it's worth noting that when thermal throttling is activated, read and write tasks may experience a reduction in speed.

3.10 iPower Guard

iPower Guard technology is a set of preventive measures that protect the SSD in an unstable power supply environment. This comprehensive package comprises safeguards for startup and shutdown to maintain device performance and ensure data integrity.

3.11 Die RAID

Die RAID is a controller function which leveraged user capacity to back up the data in NAND flash. Die RAID supported can ensure the user data in the NAND Flash more consistent in certain scenario. Innodisk M.2 (P80) 4IG2-P series is default enable the Die RAID function for the industrial application.

3.12 TCG OPAL

OPAL is a set of specifications for features of data storage devices that enhance security. These specifications are published by the Trusted Computing Group's Storage Work Group. Innodisk 4IG2-P is compliant with TCG OPAL 2.0(*1). The capability of TCG OPAL Security mode allows multiple users with independent access control to read/write/erase independent data areas (LBA ranges). Each locking range adjusts by authenticated authority. Note that by default there is a single "Global Range" that encompasses the whole user data area. In TCG Opal Security Mode, Revert, Revert SP and GenKey command can erase all of data including global range and locking range; in the meantime generate the new encrypted key.

*1. You need to install TCG OPAL software to implement OPAL function, which is supplied by TCG OPAL software developed company



4. Installation Requirements

4.1 M.2 (P80) 4IG2-P Pin Directions




Figure 7: Signal Segment and Power Segment

4.2 Electrical Connections for M.2 (P80) 4IG2-P

M.2 interconnect is based on a 75 position Edge Card connector. The 75 position connector is intended to be keyed so as to distinguish between families of host interfaces and the various Sockets used in general Platforms. M.2 (P80) 4IG2-P is compliant with M.2 Socket 3 key M. M.2 (P80) 4IG2-P is compatible with host connector H4.2.

4.3 Device Drive

M.2 (P80) 4IG2-P is compliant with NVMe 1.4. Both Operation System and BIOS should include NVMe driver to compatible with NVMe device. Nowadays, most of OS includes NVMe in-box driver now. For more information about the driver support in each OS, please visit the website <u>https://nvmexpress.org/drivers/</u>. For BIOS NVMe driver support please contact with motherboard manufacture.



5. SMART / Health Information

This log page is used to provide SMART and general health information. The information provided is over the life of the controller and is retained across power cycles. More details about Set Features command; please refer to NVM Express 1.3

5.1 Get Log Page (Log Identifier 02h)

Innodisk 4IG2-P series SMART / Health Information Log are listed in following table.

| Bytes | Description | | | | |
|-------|---|---|--|--|--|
| 0 | Critical Warning: This field indicates critical warnings for the state of the controller. Each | | | | |
| | bit corresponds to a critical warning type; multiple bits may be set. If a bit is cleared to '0', | | | | |
| | then that criti | ical warning does not apply. Critical warnings may result in an asynch | ronous | | |
| | event notifica | tion to the host. Bits in this field represent the current associated sta | ate and | | |
| | are not persis | tent. | | | |
| | Bit | Definition | | | |
| | 00 | If set to '1', then the available spare space has fallen below the threshold. | | | |
| | 01 | If set to '1', then a temperature is above an over temperature threshold or below an under temperature threshold. | | | |
| | 02 | If set to '1', then the NVM subsystem reliability has been degraded due to significant media related errors or any internal error that degrades NVM subsystem reliability. | | | |
| | 03 | If set to '1', then the media has been placed in read only mode. | | | |
| | 04 | If set to '1', then the volatile memory backup device has failed. This field is only valid if the controller has a volatile memory backup solution. | | | |
| | 07:05 | Reserved | | | |
| 2:1 | Kelvin that namespace(s) is implementa point in the asynchronous Warning and | Emperature: Contains a value corresponding to a temperature in corresponding to a temperature in correspondent to the controll associated with that controller. The manner in which this value is contaiton specific and may not represent the actual temperature of any provide NVM subsystem. The value of this field may be used to trigon event. Critical overheating composite temperature threshold values are represented and CCTEMP fields in the Identify Controller data structure. | er and nputed physical ger an | | |

Table 11: Get Log Page – SMART / Health Information Log

| innodis | M.2 (P80) 4IG2-P |
|---------|---|
| 3 | Available Spare: Contains a normalized percentage (0 to 100%) of the remaining spare capacity available. |
| 4 | Available Spare Threshold: When the Available Spare falls below the threshold indicated |
| | in this field, an asynchronous event completion may occur. The value is indicated as a |
| | normalized percentage (0 to 100%). |
| 5 | Percentage Used: Contains a vendor specific estimate of the percentage of NVM subsystem life used based on the actual usage and the manufacturer's prediction of NVM life. A value of 100 indicates that the estimated endurance of the NVM in the NVM subsystem has been consumed, but may not indicate an NVM subsystem failure. The value is allowed to exceed 100. Percentages greater than 254 shall be represented as 255. This value shall be updated once per power-on hour (when the controller is not in a sleep state). |
| | Refer to the JEDEC JESD218A standard for SSD device life and endurance measurement techniques. |
| 31:6 | Reserved |
| 47:32 | Data Units Read: Contains the number of 512 byte data units the host has read from the |
| | controller; this value does not include metadata. This value is reported in thousands (i.e., |
| | a value of 1 corresponds to 1000 units of 512 bytes read) and is rounded up. When the |
| | LBA size is a value other than 512 bytes, the controller shall convert the amount of data |
| | read to 512 byte units. |
| | For the NVM command set, logical blocks read as part of Compare and Read operations |
| | shall be included in this value. |
| 63:48 | Data Units Written: Contains the number of 512 byte data units the host has written to |
| | the controller; this value does not include metadata. This value is reported in thousands |
| | (i.e., a value of 1 corresponds to 1000 units of 512 bytes written) and is rounded up. When |
| | the LBA size is a value other than 512 bytes, the controller shall convert the amount of data written to 512 byte units. |
| | For the NVM command set, logical blocks written as part of Write operations shall be |
| | included in this value. Write Uncorrectable commands shall not impact this value. |
| 79:64 | Host Read Commands: Contains the number of read commands completed by the |
| | controller. |
| | For the NVM command set, this is the number of Compare and Read commands. |
| 95:80 | Host Write Commands: Contains the number of write commands completed by the |
| | controller. |
| | For the NVM command set, this is the number of Write commands. |
| 111:96 | Controller Busy Time: Contains the amount of time the controller is busy with I/O commands. The controller is busy when there is a command outstanding to an I/O Queue (specifically, a command was issued via an I/O Submission Queue Tail doorbell write and the corresponding completion queue entry has not been posted yet to the associated I/O |
| | Completion Queue). This value is reported in minutes. |

| innodisl | M.2 (P80) 4IG2-P | | | | | | | | | | |
|----------|---|--|--|--|--|--|--|--|--|--|--|
| 127:112 | Power Cycles: Contains the number of power cycles. | | | | | | | | | | |
| 143:128 | Power On Hours: Contains the number of power-on hours. This may not include time that | | | | | | | | | | |
| | the controller was powered and in a non-operational power state. | | | | | | | | | | |
| 159:144 | Unsafe Shutdowns: Contains the number of unsafe shutdowns. This count is incremented | | | | | | | | | | |
| | when a shutdown notification (CC.SHN) is not received prior to loss of power. | | | | | | | | | | |
| 175:160 | Media and Data Integrity Errors: Contains the number of occurrences where the | | | | | | | | | | |
| | controller detected an unrecovered data integrity error. Errors such as uncorrectable ECC, | | | | | | | | | | |
| | CRC checksum failure, or LBA tag mismatch are included in this field. | | | | | | | | | | |
| 191:176 | Number of Error Information Log Entries: Contains the number of Error Information log | | | | | | | | | | |
| | entries over the life of the controller. | | | | | | | | | | |
| 195:192 | Warning Composite Temperature Time: Contains the amount of time in minutes that the | | | | | | | | | | |
| | controller is operational and the Composite Temperature is greater than or equal to the | | | | | | | | | | |
| | Warning Composite Temperature Threshold (WCTEMP) field and less than the Critical | | | | | | | | | | |
| | Composite Temperature Threshold (CCTEMP) field in the Identify Controller data | | | | | | | | | | |
| | structure. | | | | | | | | | | |
| | If the value of the WCTEMP or CCTEMP field is 0h, then this field is always cleared to 0h | | | | | | | | | | |
| | regardless of the Composite Temperature value. | | | | | | | | | | |
| 199:196 | Critical Composite Temperature Time: Contains the amount of time in minutes that the | | | | | | | | | | |
| | controller is operational and the Composite Temperature is greater than the Critical | | | | | | | | | | |
| | Composite Temperature Threshold (CCTEMP) field in the Identify Controller data | | | | | | | | | | |
| | structure. | | | | | | | | | | |
| | If the value of the CCTEMP field is 0h, then this field is always cleared to 0h regardless of | | | | | | | | | | |
| | the Composite Temperature value. | | | | | | | | | | |
| 201:200 | Temperature Sensor 1: Controller's Tj temperature | | | | | | | | | | |
| 203:202 | Temperature Sensor 2: Flash package's Tj temperature (Channel #0 CE #0). This Flash | | | | | | | | | | |
| | package is located the closet to the controller IC on M.2 family. | | | | | | | | | | |
| 205:204 | Temperature Sensor 3: Flash package's Tj temperature (Channel #0 CE #0). | | | | | | | | | | |
| | This Flash package is located the closet to the controller IC on M.2 family. | | | | | | | | | | |
| 207:206 | Temperature Sensor 4: Flash package's Tj temperature (Channel #7 CE #0). | | | | | | | | | | |
| 209:208 | Temperature Sensor 5: Flash Tj max temperature from Channel #0 to Channel #3 Flash | | | | | | | | | | |
| | packages. | | | | | | | | | | |
| 211:210 | Temperature Sensor 6: Flash Tj max temperature from Channel #4 to Channel #7 Flash | | | | | | | | | | |
| | packages. | | | | | | | | | | |
| 213:212 | Temperature Sensor 7: Flash Tj minimum temperature from Channel #0 to Channel #3 | | | | | | | | | | |
| | Flash packages. | | | | | | | | | | |
| 215:214 | Temperature Sensor 8: Flash Tj minimum temperature from Channel #4 to Channel #7 | | | | | | | | | | |
| | Flash packages. | | | | | | | | | | |
| 219:216 | Thermal Management Temperature 1 Transition Count: Contains the number of times | | | | | | | | | | |

innodisk

| | the controller transitioned to lower power active power states or performed vendor | | | | | | | | | |
|---------|---|--|--|--|--|--|--|--|--|--|
| | specific thermal management actions while minimizing the impact on performance in | | | | | | | | | |
| | order to attempt to reduce the Composite Temperature because of the host controlled | | | | | | | | | |
| | thermal management feature (refer to section 8.4.5) (i.e., the Composite Temperature | | | | | | | | | |
| | rose above the Thermal Management Temperature 1.) This counter shall not wrap once | | | | | | | | | |
| | it reaches its maximum value. A value of zero, indicates that this transition has never | | | | | | | | | |
| | occurred or this field is not implemented. | | | | | | | | | |
| 223:220 | Thermal Management Temperature 2 Transition Count: Contains the number of times | | | | | | | | | |
| | the controller transitioned to lower power active power states or performed vendor | | | | | | | | | |
| | specific thermal management actions regardless of the impact on performance (e.g., | | | | | | | | | |
| | heavy throttling) in order to attempt to reduce the Composite Temperature because of | | | | | | | | | |
| | the host controlled thermal management feature (refer to section 8.4.5) (i.e., the | | | | | | | | | |
| | Composite Temperature rose above the Thermal Management Temperature 2.) This | | | | | | | | | |
| | counter shall not wrap once it reaches its maximum value. A value of zero, indicates that | | | | | | | | | |
| | this transition has never occurred or this field is not implemented. | | | | | | | | | |
| 227:224 | Total Time For Thermal Management Temperature 1: Contains the number of seconds | | | | | | | | | |
| | that the controller had transitioned to lower power active power states or performed | | | | | | | | | |
| | vendor specific thermal management actions while minimizing the impact on | | | | | | | | | |
| | performance in order to attempt to reduce the Composite Temperature because of the | | | | | | | | | |
| | host controlled thermal management feature (refer to section 8.4.5). This counter shall | | | | | | | | | |
| | not wrap once it reaches its maximum value. A value of zero, indicates that this transition | | | | | | | | | |
| | has never occurred or this field is not implemented. | | | | | | | | | |
| 231:228 | Total Time For Thermal Management Temperature 2: Contains the number of seconds | | | | | | | | | |
| | that the controller had transitioned to lower power active power states or performed | | | | | | | | | |
| | vendor specific thermal management actions regardless of the impact on performance | | | | | | | | | |
| | (e.g., heavy throttling) in order to attempt to reduce the Composite Temperature because | | | | | | | | | |
| | of the host controlled thermal management feature (refer to section 8.4.5). This counter | | | | | | | | | |
| | shall not wrap once it reaches its maximum value. A value of zero, indicates that this | | | | | | | | | |
| | transition has never occurred or this field is not implemented. | | | | | | | | | |
| 511:232 | Reserved | | | | | | | | | |
| 1 | | | | | | | | | | |

The innodisk M.2 (P80) series thermal sensor take ambient air temperature as a reference with any airflow condition, and the data can refer to iSMART.

Notes: More detailed health info has been defined by innodisk and will be shown on iSMART V5.3.21 (or later version).

6. Part Number Rule

| 0005 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | |
|------------------------------------|---|-----|-------------------|-----------------|--------------------|------|-------|-----|---|----|---|--------|-------|-------|-------|--------|------|-----|----|----|----|--|
| CODE | D | н | м | 2 | 8 | 1 | 1 | т | 2 | D | Ρ | 2 | к | w | с | Е | F | (H) | - | x | x | |
| | Definition | | | | | | | | | | | | | | | | | | | | | |
| Code 1 st (Disk) | | | | | | | | | | | Code 14 th (Operation Temperature) | | | | | | | | | | | |
| D: Disk | | | | | | | | | | C | C: Standard Grade (0°C ~ +70°C) | | | | | | | | | | | |
| Code 2 nd (Feature set) | | | | | | | | | | ٧ | W: Industrial Grade (-40 $^{\circ}$ C ~ +85 $^{\circ}$ C) | | | | | | | | | | | |
| H: iSL | H: iSLC Series | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | Code 3 rd ~5 th (Form factor) | | | | | | | | | | Code 15 th (Internal control) | | | | | | | | | | | |
| M28: N | 1.2 T | ype | 2280 |)-D2· | -M | | | | | A | A~Z: BGA PCB version. | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | | Cod | e 7 ^{ti} | ^h ~9 | th (C | apa | city) | 1 | | | Code 16 th (Channel of data transfer) | | | | | | | | | | | |
| A60: 1 | 60GI | 3 | D20 | G: 32 | 20GB | | F4G: | 640 |)GB | E | E: Eight channels | | | | | | | | | | | |
| 1T2: 1.28TB | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | |
| | C | ode | 10 th | ~12 | 2 th (0 | Cont | rolle | er) | | | Code 17 th (Flash Type) | | | | | | | | | | | |
| DP2: P | DP2: PCIe 4IG2-P with AES+TCG OPAL function | | | | | | | | | | F: Kioxia 3D TLC NAND | | | | | | | | | | | |
| | | 0 | | ath a | | | | | | | | - | | 1.0** | | | -1.6 | | | | | |
| Code 13 th (Flash mode) | | | | | | | | | Code 18 th (Optional function) H: Heatsink accessory (for WT) | | | | | | | | | | | | | |
| K: 3D | K: 3D TLC 112 layers | | | | | | | | | | 1: He | eatsir | nk ac | cess | ory (| (for \ | NT) | | | | | |
| | | | | | | | | | Code 20 th ~ (Customize code) | | | | | | | | | | | | | |
| | | | | | | | | | | | | | • | | | | | | | | | |