

Approval Sheet

Customer	
Product Number	M4R0-BGM2BCUN
Module speed	DDR4-2933
Pin	288pin
CI-tRCD-tRP	21-21-21
Operating Temp (Tc)	0℃~95℃
Date	16 th May 2025

The Total Solution For Industrial Flash Storage



1. Features

Key Parameter

Industry	Speed	Da	ita Rate MT/	S	CL	tRCD	tRP
Nomenclature	Grade	CL=17	CL=19	CL=21	OL.	INCD	tKF
PC4-2933	U	2400	2666	2933	21	21	21

- JEDEC Standard 288-pin Registered Dual In-Line Memory Module
- Intend for PC4-2933 applications
- Inputs and Outputs are SSTL-12 compatible
- VDD=VDDQ= 1.2 Volt (1.14V~1.26V)
- VPP=2.5 Volt (2.375V~2.75V)
- VDDSPD=2.2-3.6V
- Low-Power auto self-refresh (LPASR)
- SDRAMs have 16 internal banks for concurrent operation (4 Bank Group of 4 banks each)
- Normal and Dynamic On-Die Termination for data, strobe and mask signals.
- Data bus inversion (DBI) for data bus

- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the MRS
- Selectable BC4 or BL8 on-the fly (OTF)
- •Gold Plating Thickness 30µ"
- · Fly-By topology
- Terminated control, command and address bus
- Programmable /CAS Latency:
 10,11,12,13,14,15,16,17,18,19,20,21,22
- On-die VREFDQ generation and Calibration
- Temperature Sensor with SPD EEPROM
- Support ECC function
- RoHS and Halogen free (Section 11)



2. Ordering Information

DDR4 RDIMM										
Part Number	Donoity	Density Speed	DIMM	Number of	Number	ECC				
Fait Number	Density		Organization	DRAM	of rank	ECC				
M4R0-BGM2BCUN	32GB	PC4-2933	4Gx72	18	2	Y				



Pin Configurations (Front side/Back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	NC	145	NC	37	VSS	181	DQ29	73	VDD	217	VDD	109	VSS	253	DQ41
2	VSS	146	VREFCA	38	DQ24	182	VSS	74	CK0_t	218	CK1_t	110	DQS14_t/ TDQS14_t	254	vss
3	DQ4	147	VSS	39	VSS	183	DQ25	75	CK0_c	219	CK1_c	111	DQS14_c/ TDQS14_c	255	DQS5_c
4	VSS	148	DQ5	40	DQS12_t/ TDQS12_t	184	VSS	76	VDD	220	VDD	112	VSS	256	DQS5_t
5	DQ0	149	VSS	41	DQS12_c/ TDQS12_c	185	DQS3_c	77	VTT	221	VIT	113	DQ46	257	VSS
6	VSS	150	DQ1	42	VSS	186	DQS3_t	78	EVENT_n	222	PARITY	114	VSS	258	DQ47
7	DQS9_t/ TDQS9_t	151	VSS	43	DQ30	187	VSS	79	A0	223	VDD	115	DQ42	259	vss
8	DQS09_c/ TDQS9_c	152	DQS0_c	44	VSS	188	DQ31	80	VDD	224	BA1	116	VSS	260	DQ43
9	vss	153	DQS0_t	45	DQ26	189	vss	81	BA0	225	A10/AP	117	DQ52	261	vss
10	DQ6	154	VSS	46	VSS	190	DQ27	82	RAS_n /A16	226	VDD	118	VSS	262	DQ53
11	VSS	155	DQ7	47	CB4	191	VSS	83	VDD	227	RFU	119	DQ48	263	vss
12	DQ2	156	VSS	48	VSS	192	CB5	84	CS0_n	228	WE_n/ A14	120	VSS	264	DQ49
13	VSS	157	DQ3	49	CB0	193	VSS	85	VDD	229	VDD	121	DQS15_t/ TDQS15_t	265	vss
14	DQ12	158	VSS	50	VSS	194	CB1	86	CAS_n/ A15	230	NC	122	DQS15_c/ TDQS15_c	266	DQS6_c
15	VSS	159	DQ13	51	TDQS17_t/ TDQS17_t	195	VSS	87	ODT0	231	VDD	123	VSS	267	DQS6_t
16	DQ8	160	VSS	52	DQS17_c/ TDQS17_c	196	DQS8_c	88	VDD	232	A13	124	DQ54	268	vss
17	VSS	161	DQ9	53	VSS	197	DQS8_t	89	CS1_n	233	VDD	125	VSS	269	DQ55
18	DQS10_t/ TDQS10_t	162	VSS	54	CB6	198	VSS	90	VDD	234	A17	126	DQ50	270	vss
19	DQS10_c/ TDQS10_c	163	DQS1_c	55	VSS	199	CB7	91	ODT1	235	NC/C2	127	VSS	271	DQ51
20	VSS	164	DQS1_t	56	CB2	200	VSS	92	VDD	236	VDD	128	DQ60	272	VSS
21	DQ14	165	VSS	57	VSS	201	CB3	93	CS2_n/C0,NC	237	CS3_n C1,NC	129	VSS	273	DQ61
22	VSS	166	DQ15	58	RESET_n	202	VSS	94	VSS	238	SA2	130	DQ56	274	vss
23	DQ10	167	VSS	59	VDD	203	CKE1	95	DQ36	239	VSS	131	VSS	275	DQ57
24	VSS	168	DQ11	60	CKE0	204	VDD	96	VSS	240	DQ37	132	DQS16_t/ TDQS16_t	276	vss
25	DQ20	169	VSS	61	VDD	205	RFU	97	DQ32	241	VSS	133	DQS16_c /TDQS16_c	277	DQS7_c
26	VSS	170	DQ21	62	ACT_n	206	VDD	98	VSS	242	DQ33	134	VSS	278	DQS7_t
27	DQ16	171	VSS	63	BG0	207	BG1	99	DQS13_t/ TDQ13_t	243	VSS	135	DQ62	279	VSS
28	VSS	172	DQ17	64	VDD	208	ALERT_n	100	DQS13_c/ TDQS13_c	244	DQS4_c	136	VSS	280	DQ63
29	DQS11_t/ TDQS11_t	173	VSS	65	A12/BC_n	209	VDD	101	VSS	245	DQS4_t	137	DQ58	281	VSS
30	DQS11_c/ TDQS11_c	174	DQS2_c	66	A9	210	A11	102	DQ38	246	VSS	138	VSS	282	DQ59
31	VSS	175	DQS2_t	67	VDD	211	A7	103	VSS	247	DQ39	139	SA0	283	VSS
32	DQ22	176	VSS	68	A8	212	VDD	104	DQ34	248	VSS	140	SA1	284	VDDSPD
33	VSS	177	DQ23	69	A6	213	A5	105	VSS	249	DQ35	141	SCL	285	SDA
34	DQ18	178	VSS	70	VDD	214	A4	106	DQ44	250	VSS	142	VPP	286	VPP
35	VSS	179	DQ19	71	A3	215	VDD	107	VSS	251	DQ45	143	VPP	287	VPP
36	DQ28	180	VSS	72	A1	216	A2	108	DQ40	252	VSS	144	RFU	288	VPP
Note: 1. NC = I	No Connect, RFU	= Reserv	ed for Future Use	ΔΜε											

NC = No Connect, RFU = Reserved for Future Use
 Address A17 is only valid for 16 Gb x4 based SDRAMs.
 RAS_n is a multiplexed function with A16.
 CAS_n is a multiplexed function with A15.
 WE_n is a multiplexed function with A14.



4. Architecture

Pin Definition

Pin Name	Description	Pin Name	Description
A0-A17 ¹	Register address input	SCL	I ² C serial bus clock for SPD/TSE and register
BAO, BA1	Register bank select input	SDA	I ² C serial bus data line for SPD/TSE and register
BG0, BG1	Register bank group select input	SA0-SA2	I ² C slave address select for SPD/TSE and registe
RAS_n ²	Register row address strobe input	PAR	Register parity input
CAS_n ³	Register column address strobe input	VDD	SDRAM core power supply
WE_n ⁴	Register write enable input	C0, C1,C2	Chip ID lines for SDRAMs
CSO n, CS1 n	DIMM Rank Select Lines input	12 V	Optional power Supply on socket but not used on RDIMM
CKEO, CKE1	Register clock enable lines input	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	Register on-die termination control lines input	VSS	Power supply return (ground)
ACT_n	Register input for activate input	VDDSPD	Serial SPD-TSE positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	Register ALERT_n output
CB0-CB7	DIMM ECC check bits	VPP	SDRAM Supply
TDQS0_t-TDQS17_t	Dummy loads formixed populations of x4		
TDQS0_c-TDQS17_c	based and x8 based RDIMMs.		
DQS0 t-DQS17 t	Data Buffer data strobes	DM0 n-DM8 n	Data Mask
DQ30_(=DQ317_t	(positive line of differential pair)	חואוס_וויםואוס_וו	Data Iviask
DQS0_c–DQS17_c	Data Buffer data strobes	RESET n	Set Register and SDRAMs to a Known State
DQ30_c=DQ317_c	(negative line of differential pair)	NESET_II	Set register and Solverion to a known state
DBIO_n-DBI8_n	Data Bus Inversion	EVENT_n	SPD signals a thermal event has occurred.
CKO t, CK1 t	Register clock input	VTT	SDRAM I/O termination supply
CNO_t, CN1_t	(positive line of differential pair)	VII	JUNATION SUPPLY
CKO c, CK1 c	Register clocks input	RFU	Reserved for future use
CKO_C, CKI_C	(negative line of differential pair)	MO	neserved for ruture use

Note 1 Address A17 is only valid for 16 Gb x4 based SDRAMs.

Note 2 RAS_n is a multiplexed function with A16.


Note 3 CAS_n is a multiplexed function with A15.


Note 4 WE_n is a multiplexed function with A14.



5. Function Block Diagram:

- (32GB, 2 Rank 2Gx8 DDR4 SDRAMs)





Note: 1. The ZQ ball on each DDR4 component is connected to an external $240\Omega \pm 1\%$ resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



6. SDRAM Absolute Maximum Ratings

Symbol	Pa	arameter	Rating	Units	Note
-	Operation Temperature	Normal Operating Temp.	0 to 85	°C	1,2
T _{OPER}	Operation Temperature	Extended Temp.	85 to 95	°C	1,3
T _{STG}	Storage Temperature		-55 to 100	°C	4,5
V _{IN,} V _{OUT}	Voltage on any pins rela	tive to Vss	-0.4 to +1.5	V	4
V _{DD}	Voltage on VDD supply	relative to Vss	-0.4 to +1.5	V	4,6
V _{DDQ}	Voltage on VDDQ suppl	y relative to Vss	-0.4 to +1.5	V	4,6

Note

- 1) Operating Temperature TOPER is the case surface temperature on the center/top side of the DRAM.
- 2) The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0-85°C under all operating conditions.
- 3) Some applications require operation of the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
- a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9us.
- b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b), in this case IDD6 current can be increased around 10~20% than normal Temperature range.
- 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV



7. Operating Condition

Symbol	Parameter	Min	Nom	Max	Units	Notes
VDD	Supply Voltage	1.14	1.2	1.26	V	1
VPP	DRAM activating power supply	2.375	2.5	2.75	V	2
VREFCA(DC)	Input reference voltage command/ address bus	0.49 x VDD	0.5 x VDD	0.51 x VDD	V	3
Vтт	Termination Voltage	0.49 × VDD	0.5 × VDD	0.51 × VDD	V	4

Note:

- VDDQ tracks with VDD; VDDQ and VDD are tied together.
- VPP must be greater than or equal to VDD at all times.
- 3. VREFCA must not be greater than 0.6 x VDD. When VDD is less than 500mV, VREF may be less than or equal to 300mV.
- VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.



8. Operating, Standby, and Refresh Currents

- 32GB RDIMM (2 Rank 2Gx8 DDR4 SDRAMs)

County of	Description of Conditions	Va	lue	l luite
Symbol	Proposed Conditions	IDD Max.	IPP Max.	Units
	Operating One Bank Active-Precharge Current (AL=0)CKE: High; External clock: On; tCK,			
	nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n:			
	Highbetween ACT and PRE; Command, Address, Bank Group Address, Bank Address			
IDD0	Inputs: partially toggling; Data IO: VDDQ; DM_n:stable at 1; Bank Activity: Cycling with one	927	54	mA
	bank active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2;ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for			
	detail pattern			
IDDOA	Operating One Bank Active-Precharge Current (AL=CL-1)			A
IDD0A	AL = CL-1, Other conditions: see IDD0	-	-	mA
	Operating One Bank Active-Read-Precharge Current (AL=0)CKE: High;			
	External clock: On; tCK, nRC, nRAS, nRCD, CL: Refer to Component		-	
	Datasheet for detail pattern; BL: 81; AL: 0; CS_n: Highbetween ACT, RD and			
IDD4	PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data	4000		٥
IDD1	IO: partially toggling; DM_n: stableat 1; Bank Activity: Cycling with one bank	1026		mA
	active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component			
	Datasheet for detail pattern			
IDDAA	Operating One Bank Active-Read-Precharge Current (AL=CL-1)			A
IDD1A	AL = CL-1, Other conditions: see IDD1	-	-	mA
	Precharge Standby Current (AL=0)CKE: High; External clock: On; tCK, CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at			
IDDON	1; Command,Address, Bank Group Address, Bank Address Inputs: partially	700		A
IDD2N	toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banksclosed;	792	-	mA
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0;			
	Pattern Details: Refer to Component Datasheet for detail pattern			
IDDS	Precharge Standby Current (AL=CL-1)			٠
IDD2NA	AL = CL-1, Other conditions: see IDD2N	-	-	mA



	Precharge Standby ODT Current			
IDD2NT	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank			
	Group Address, Bank Address Inputs: partially toggling; Data IO: VSSQ;	900	-	mA
	DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: toggling according; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
IDD2NL	Precharge Standby Current with CAL enabled			mA
IDDZINL	Same definition like for IDD2N, CAL enabled3	-	-	IIIA
IDDANIO	Precharge Standby Current with Gear Down mode enabled			A
IDD2NG	Same definition like for IDD2N, Gear Down mode enabled3	-	-	mA
IDD 61 ID	Precharge Standby Current with DLL disabled			
IDD2ND	Same definition like for IDD2N, DLL disabled3	-	-	mA
	Precharge Standby Current with CA parity enabled			_
IDD2N_par	Same definition like for IDD2N, CA parity enabled3	-	-	mA
	Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: Refer			
	to Component Datasheet for detail pattern; BL: 81; AL:0; CS_n: stable at 1;	684	-	
	Command, Address, Bank Group Address, Bank Address Inputs: stable at 0;			_
IDD2P	Data IO: VDDQ; DM_n: stable at 1;			mA
	Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0			
	Precharge Quiet Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
IDD2Q	Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:	756	-	mA
	VDDQ; DM_n: stable at 1;Bank Activity: all banks closed;			
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
	Active Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
	Address, Bank Group Address, Bank Address Inputs: partially toggling; Data			
IDD3N	IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks	1080	36	mA
	open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable			
	at 0; Pattern Details:Refer to Component Datasheet			
	for detail pattern			
	10. dotal pation			



IDD3NA Active Standby Current (AL-CL-1) AL = CL-1, Other conditions: see IDD3N Active Power-Down Current CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO; VDDQ; DM.n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks; 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,11,2,2,: Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HiGH: Pattern Details: Refer to Component Datasheet for detail pattern Datasheet for detail pattern Datasheet for detail pattern pattern (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Cur		Active Standby Current (AL=CL 1)			
Active Power-Down Current CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0.0,1,1,2,2; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HiGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WB Operating Burst Write Current (kL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (kL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (kL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (with Write DBI	IDD3NA		-	-	mA
CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ: DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RB Operating Burst Read Current (kL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HiG4P, Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WB IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI		·			
detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0.0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI DD4WB					
Address, Bank Group Address, Bank Address Inputs: stable at 0: Data IO: VDDQ: DM_n: stable at 1; Bank Activity: all banks open: Output Buffer and RTT: Enabled in Mode Registers2: ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity; all banks open, RD commands cycling through banks: 0,0,1,1,2,2; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0: Pattern Details: Refer to Component Datasheet for detail pattern IDD4RB Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK. CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI - mA		'			
VDDQ: DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (kL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HiGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA	IDD3P		882	-	mA
Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity; all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA IDD4RB Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI - mA					
Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD: Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity; all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity; all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (ML=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI - mA		, , , , , ,			
CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HiGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI - mA					
detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0.1,1.2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (ML=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI MA		Operating Burst Read Current			
Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern Details Refer to Component Datasheet for detail pattern Details Read DBI enabled3, Other conditions: see IDD4R IDD4RB Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern		CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Detailis: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI		detail pattern; BL: 82; AL: 0; CS_n: High between RD;			
IDD4R data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI		Command, Address, Bank Group Address, Bank Address Inputs: partially			
data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R IDD4RB Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current With Write DBI mA	IDD4R	toggling; Data IO: seamless read data burst with different	1584	_	mA
banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI	.55	data between one burst and the next one according; DM_n: stable at 1; Bank	1001		
ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R IDD4RB Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		Activity: all banks open, RD commands cycling through			
Component Datasheet for detail pattern IDD4RA		banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2;			
IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R IDD4RB Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		ODT Signal: stable at 0; Pattern Details: Refer to			
IDD4RA AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		Component Datasheet for detail pattern			
AL = CL-1, Other conditions: see IDD4R IDD4RB	IDDABA	Operating Burst Read Current (AL=CL-1)			mΛ
IDD4WB Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA	IDD4KA	AL = CL-1, Other conditions: see IDD4R	-	-	IIIA
Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA	IDDADB	Operating Burst Read Current with Read DBI			mΛ
CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA	IDD4NB	Read DBI enabled3, Other conditions: see IDD4R	-	-	IIIA
detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		Operating Burst Write Current			
Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI The Address Inputs: partially and serving partially toggling; partially at 1359 The Address Inputs: partially and serving partially at 1359 The Address Inputs: partially and serving partially at 1359 The Address Inputs: partially and serving partially at 1359 The Address Inputs: partial		CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI The material of the pattern of the patter		detail pattern; BL: 81; AL: 0; CS_n: High between WR;			
data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI		Command, Address, Bank Group Address, Bank Address Inputs: partially			
data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB Operating Burst Write Current with Write DBI	IDD AM	toggling; Data IO: seamless write data burst with different	4050		A
O,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB Operating Burst Write Current with Write DBI mA	100400	data between one burst and the next one; DM_n: stable at 1; Bank Activity: all	1359	-	mA
Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB Operating Burst Write Current with Write DBI		banks open, WR commands cycling through banks:			
Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB This is a see IDD4W This is a see		0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT			
IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB mA		Signal: stable at HIGH; Pattern Details: Refer to Component			
IDD4WA AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB mA mA		Datasheet for detail pattern			
AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB mA		Operating Burst Write Current (AL=CL-1)			
IDD4WB mA	IDD4WA	AL = CL-1, Other conditions: see IDD4W	-	-	mA
		Operating Burst Write Current with Write DBI			
i de la companya de	IDD4WB	Write DBI enabled3, Other conditions: see IDD4W	-	-	mA



				ī
IDD4WC	Operating Burst Write Current with Write CRC	-	-	mA
	Write CRC enabled3, Other conditions: see IDD4W			
IDD4W_par	Operating Burst Write Current with CA Parity	_	_	mA
ра.	CA Parity enabled3, Other conditions: see IDD4W			
	Burst Refresh Current (1X REF)			
	CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet			
	for detail pattern; BL: 81; AL: 0; CS_n: High between			
IDD5R	REF; Command, Address, Bank Group Address, Bank Address Inputs: partially	1008	72	mA
IDDSIX	toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank	1000	12	ША
	Activity: REF command every nRFC ; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
	Burst Refresh Current (2X REF)			
IDD5F2	tRFC=tRFC_x2, Other conditions: see IDD5B	-	-	mA
IDDEE4	Burst Refresh Current (4X REF)			~ ∧
IDD5F4	tRFC=tRFC_x4, Other conditions: see IDD5B	-	-	mA
	Self Refresh Current: Normal Temperature Range			
	TCASE: -40 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE:			
	Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer			
IDD6N	to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command,	954	-	mA
	Address, Bank Group Address, Bank Address, Data IO:			
	High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer			
	and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL			
	Self-Refresh Current: Extended Temperature Range)			
	TCASE:-40 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE:			
IDDCE	Low; External clock: Off; CK_t and CK_c: LOW; CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n,	4000		٥
IDD6E	Command, Address, Bank Group Address, Bank Address, Data	1620	-	mA
	IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh			
	operation; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: MID-LEVEL			
		•	•	



	Self-Refresh Current: Reduced Temperature Range			
	TCASE: -40 - 45 °C; Low Power Array Self Refresh (LP ASR) : Reduced4;			
	CKE: Low; External clock: Off; CK_t and CK_c#: LOW;			
	CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#,			
IDD6R	Command, Address, Bank Group Address, Bank Address,	360	-	mA
	Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature			
	Self-Refresh operation; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: MID-LEVEL			
	Auto Self-Refresh Current			
	TCASE: 75°C; Low Power Array Self Refresh (LP ASR) : Auto4;Partial Array			
	Self-Refresh (PASR): Full Array; CKE: Low; External		108	
IDD6A	clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for	1620		mA
IDDOA	detail pattern; BL: 81; AL: 0; CS_n#, Command, Address, Bank	1020		ША
	Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity:			
	Auto Self-Refresh operation; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: MID-LEVEL			
	Operating Bank Interleave Read Current			
	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL:			
	CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group			
IDD7	Address, Bank Address Inputs: partially toggling; DataIO: read data bursts with	1881	144	mA
1001	different data between one burst and the next one; DM_n: stable at 1; Bank	1001	177	ША
	Activity: two times interleaved cycling			
	through banks (0, 1,7) with different addressing; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern			
	Details: Refer to Component Datasheet for detail pattern			
IDD8	Maximum Power Down Current TBD	648	-	mA



9. Timing Parameters

9. Tilling Parameters				
Clock Timing				
Parameter	Symbol	MIN	MAX	Units
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	20	ns
Average Clock Period	tCK(avg)	0.682	<0.750	ns
Average high pulse width	tCH(avg)	0.48	0.52	tCK(avg)
Average low pulse width	tCL(avg)	0.48	0.52	tCK(avg)
Absolute Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min_ to t	tCK(avg)m ax + tJIT(per)m ax_tot	tCK(avg)
Absolute clock HIGH pulse width	tCH(abs)	0.45	-	tCK(avg)
Absolute clock LOW pulse width	tCL(abs)	0.45	-	tCK(avg)
Clock Period Jitter- total	JIT(per)_tot	-34	34	ps
Clock Period Jitter- deterministic	JIT(per)_dj	-17	17	ps
Clock Period Jitter during DLL lock-ing period	tJIT(per, lck)	-27	27	ps
Cycle to Cycle Period Jitter	tJIT(cc)_to-tal	68	3	ps
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	55	,	ps
Cumulative error across 2 cycles	tERR(2per)	-50	50	ps
Cumulative error across 3 cycles	tERR(3per)	-60	60	ps
Cumulative error across 4 cycles	tERR(4per)	-66	66	ps
Cumulative error across 5 cycles	tERR(5per)	-71	71	ps
Cumulative error across 6 cycles	tERR(6per)	-75	75	ps
Cumulative error across 7 cycles	tERR(7per)	-79	79	ps



Cumulative error across 8				
cycles	tERR(8per)	-83	83	ps
Cumulative error across 9 cycles	tERR(9per)	-85	85	ps
Cumulative error across 10 cycles	tERR(10per)	-88	88	ps
Cumulative error across 11 cycles	tERR(11per)	-90	90	ps
Cumulative error across 12 cycles	tERR(12per)	-92	92	ps
Cumulative error across 13 cycles	tERR(13per)	-93	93	ps
Cumulative error across 14 cycles	tERR(14per)	-95	95	ps
Cumulative error across 15 cycles	tERR(15per)	-97	97	ps
Cumulative error across 16 cycles	tERR(16per)	-98	98	ps
Cumulative error across 17 cycles	tERR(17per)	-100	100	ps
Cumulative error across 18 cycles	tERR(18per)	-101	101	ps
Cumulative error across n = 13, 14 49, 50 cycles	tERR(nper)	tERR(nper)min = ((1 + 0.68ln(n)) * tJIT(per)_total min) tERR(nper)max = ((1 + 0.68ln(n)) * tJIT(per)_total max)		ps
Command and Address setup time to CK_t, CK_c referenced to Vih(ac) / Vil(ac) levels	tlS(base)	48	-	ps
Command and Address setup time to CK_t, CK_c referenced to Vref levels	tIS(Vref)	138	-	ps
Command and Address hold time to CK_t, CK_c referenced to Vih(dc) / Vil(dc) levels	tIH(base)	73	-	ps
Command and Address hold time to CK_t, CK_c referenced	tIH(Vref)	138	-	ps



to Vref levels				
Control and Address Input				
pulse width for each input	tIPW	365	-	ps
Command and Address Timing				
Parameter	Symbol	MIN	MAX	Units
CAS_n to CAS_n command	tCCD_L	max(5 nCK,	_	nCK
delay for same bank group	tccb_t	5 ns)	-	HCK
CAS_n to CAS_n command	tCCD_S	4	-	nCK
delay for different bank group		·		nen
ACTIVATE to ACTIVATE		Max(4nCK,5.		
Command delay to different	tRRD_S(2K)	3ns)	-	nCK
bank group for 2KB page size		-,		
ACTIVATE to ACTIVATE				
Command delay to different	tRRD_S(1K)	Max(4nCK,2.7ns)	-	nCK
bank group for 2KB page size				
ACTIVATE to ACTIVATE				
Command delay to different	tRRD_S(1/ 2K)	Max(4nCK,2.7ns)	-	nCK
bank group for 1/ 2KB page	_ 、	, , ,		
size				
ACTIVATE to ACTIVATE		Max(4nCK,6.		
Command delay to same	tRRD_L(2K)	4ns)	-	nCK
bank group for 2KB page size				
ACTIVATE to ACTIVATE		Max(4nCK,4.		_
Command delay to same	tRRD_L(1K)	9ns)	-	nCK
bank group for 1KB page size				
ACTIVATE to ACTIVATE				
Command delay to same	tRRD_L(1/ 2K)	Max(4nCK,4.	-	nCK
bank group for 1/2KB page		9ns)		
Size		May/20: 04 2		
Four activate window for 2KB	tFAW_2K	Max(28nCK,3	-	ns
page size		Ons)		
Four activate window for 1KB	tFAW_1K	Max(20nCK,2	-	ns
page size Four activate window for		1ns)		
Four activate window for 1/2KB page size	tFAW_1/2K	Max(16nCK,1 0.875ns)	-	ns
Delay from start of internal		max(2nCK,2.		
write transaction to internal	tWTR_S	5ns)	-	
write transaction to internal		וכווכ		



read com-mand for different				
bank group				
Delay from start of internal				
write transaction to internal		max(4nCK,7.		
read com-mand for same	tWTR_L	5ns)	-	
bank group		ŕ		
Internal READ Command to		max(4nCK,7.		
PRE-CHARGE Command delay	tRTP	5ns)	-	
	414/0	•		
WRITE recovery time	tWR	15	-	ns
Write recovery time when		tWR+max		
CRC and DM are enabled	tWR_CRC _DM	(5nCK,3.75ns	-	ns
)		
delay from start of internal		tWTR S+ma		
write transaction to internal		_		
read com-mand for different	tWTR_S_C RC_DM	X (5. 0)(2.75	-	ns
bank group with both CRC		(5nCK,3.75ns		
and DM enabled)		
delay from start of internal				
write transaction to internal		tWTR_L+max		
read com-mand for same	tWTR_L_C RC_DM	(5nCK,3.75ns	-	ns
bank group with both CRC)		
and DM enabled		·		
DLL locking time	tDLLK	1024	-	nCK
Mode Register Set command				
cycle time	tMRD	8	-	nCK
Mode Register Set command		max(24nCK,1		
up-date delay	tMOD	5ns)	-	
Multi-Purpose Register		J,		
Recovery Time	tMPRR	1	-	nCK
· ·		tMOD (min)		
Multi Purpose Register Write	tWR_MPR		-	-
Re-covery Time		+ AL + PL		
Auto precharge write	tDAL(min)	Programmed WR -		nCK
recovery + precharge time		tCK(a	vg))	
DQ0 or DQL0 driven to 0				
set-up time to first DQS rising	tPDA_S	0.5	-	UI
edge				
DQ0 or DQL0 driven to 0 hold	tPDA_H	0.5	-	UI



time from last DQS fall-ing				
edge				
CS_n to Command Address Late	ency			
CS_n to Command Address Laten-cy	tCAL	max(3 nCK, 3.748 ns)	-	nCK
DRAM Data Timing				
DQS_t,DQS_c to DQ skew, per group, per access	tDQSQ	-	0.19	tCK(avg) /2
DQ output hold time from DQS_t,DQS_c	tQH	0.72	-	tCK(avg) /2
Data Valid Window per device: tQH - tDQSQ for a device	tDVWd	0.64	-	UI
Data Valid Window per device, per pin: tQH - tDQSQ each device's out-put	tDVWp	0.72	-	UI
DQ low impedance time from CK_t, CK_c	tLZ(DQ)	-280	165	Ps
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	-	165	ps
Data Strobe Timing				
DQS_t, DQS_c differential READ Preamble	tRPRE	0.9		tCK
DQS_t, DQS_c differential READ Postamble	tRPST	0.33		tCK
DQS_t,DQS_c differential output high time	tQSH	0.4	-	tCK
DQS_t,DQS_c differential output low time	tQSL	0.4	-	tCK
DQS_t, DQS_c differential WRITE Preamble	tWPRE	0.9	-	tCK
DQS_t, DQS_c differential WRITE Postamble	tWPST	0.33		tCK
DQS_t and DQS_c low-impedance time (Referenced from RL-1)	tLZ(DQS)	-280	165	ps



-				
DQS_t and DQS_c				
high-impedance time	tHZ(DQS)	-	165	ps
(Referenced from RL+BL/2)				
DQS_t, DQS_c differential	, DOC	0.45	0.54	.014
input low pulse width	tDQSL	0.46	0.54	tCK
DQS_t, DQS_c differential	120011	0.45	0.54	101
input high pulse width	tDQSH	0.46	0.54	tCK
DQS_t, DQS_c rising edge to				
CK_t, CK_c rising edge (1	tDQSS	-0.27	0.27	tCK
clock preamble)				
DQS_t, DQS_c falling edge				
setup time to CK_t, CK_c	tDSS	0.18	-	tCK
rising edge				
DQS_t, DQS_c falling edge				
hold time from CK_t, CK_c	tDSH	0.18	-	tCK
rising edge				
DQS_t, DQS_c rising edge				
output timing locatino from	tDQSCK (DLL On)	-165	165	ps
rising				
DQS_t, DQS_c rising edge				
output variance window per	tDQSCKI (DLL On)		265	ps
DRAM				
MPSM Timing				
Command path disable delay		tMOD(min) +		
upon MPSM entry	tMPED	tCPDED(min)	-	
Valid clock requirement after	_	tMOD(min) +		
MPSM entry	tCKMPE	tCPDED(min)	-	
Valid clock requirement	, 6, 2, 5, 5	, overvi i i		
before MPSM exit	tCKMPX	tCKSRX(min)		
Exit MPSM to commands not	0/2.45	h. (1. 1.)		
requiring a locked DLL	tXMP	txs(imin)		
Exit MPSM to commands		tXMP(min) +		
requiring a locked DLL	tXMPDLL	tXSDLL(min)		
CS setup time to CKE	tMPX_S	tlSmin + tlHmin	-	
Calibration Timing				
Power-up and RESET	470	4024		Cl/
calibration time	tZQinit	1024	-	nCK



Normal operation Full calibration time	tZQoper	512	-	nCK
Normal operation Short calibration time	tZQCS	128	-	nCK
Reset/Self Refresh Timing				
Exit Reset from CKE HIGH to a valid command	command tXPR	max (5nCK,tRFC(min)+ 10ns)	-	
Exit Self Refresh to commands not requiring a locked DLL	tXS	tRFC(min)+1 Ons	-	
SRX to commands not requiring a locked DLL in Self Refresh ABORT	tX-S_ABORT(min)	tRFC4(min)+ 10ns	-	
Exit Self Refresh to ZQCL,ZQCS and MRS (CL,CWL,WR,RTP and Gear Down)	tXS_FAST (min)	tRFC4(min)+ 10ns	-	
Exit Self Refresh to commands re-quiring a locked DLL	tXSDLL	tDLLK(min)	-	
Minimum CKE low width for Self re-fresh entry to exit timing	tCKESR	tCKE(min)+1 nCK	-	
Minimum CKE low width for Self re-fresh entry to exit timing with CA Parity enabled	tCKESR_ PAR	tCKE(min)+ 1nCK+PL	-	
Valid Clock Requirement after Self Refresh Entry (SRE) or Power- Down Entry (PDE)	tCKSRE	max(5nCK,10 ns)	-	
Valid Clock Requirement after Self Refresh Entry (SRE) or Power- Down when CA Parity is enabled	tCKS-RE_PAR	max (5nCK,10ns) +PL	-	
Valid Clock Requirement before Self Refresh Exit (SRX)	tCKSRX	max(5nCK,10 ns)	-	



				<u> </u>
or Power-Down Exit (PDX) or				
Reset Exit				
Power Down Timing				
Exit Power Down with DLL on				
to any valid command;Exit				
Precharge Power Down with	tXP	(4nCK,6ns)	-	
DLL frozen to commands not				
requiring a locked DLL				
0/5		max (3nCK,		
CKE minimum pulse width	tCKE	5ns)	-	
Command pass disable delay	tCPDED	4	-	nCK
Power Down Entry to Exit		.045(;)	0*: 0551	
Timing	tPD	tCKE(min)	9*tREFI	
Timing of ACT command to		_		211
Power Down entry	tACTPDEN	2	-	nCK
Timing of PRE or PREA				
command to Power Down	tPRPDEN	2	-	nCK
entry				
Timing of RD/RDA command		DI . 4 . 4		O.
to Power Down entry	tRDPDEN	RL+4+1	-	nCK
Timing of WR command to		24/1 - 4 - (124/2) /		
Power Down entry (BL8OTF,	tWRPDEN	WL+4+(tWR/	-	nCK
BL8MRS, BC4OTF)		tCK(avg))		
Timing of WRA command to				
Power Down entry (BL8OTF,	tWRAPDEN	WL+4+WR+1	-	nCK
BL8MRS, BC4OTF)				
Timing of WR command to	41A/DD DC4D511	WL+2+(tWR/		CV
Power Down entry (BC4MRS)	tWRP-BC4DEN	tCK(avg))	-	nCK
Timing of WRA command to	AMDAD DOCCES	MI - 2 - 14/2 - 4		614
Power Down entry (BC4MRS)	tWRAP-BC4DEN	WL+2+WR+1	-	nCK
Timing of REF command to		2		
Power Down entry	tREFPDEN	2	-	nCK
Timing of MRS command to				
Power Down entry	tMRSPDEN	tMOD(min)	-	
PDA Timing				
Mode Register Set command	484DD DD4	max(16nCK,1		
cycle time in PDA mode	tMRD_PDA	Ons)		



Mode Register Set command up-date delay in PDA mode	tMOD_PDA	tMOD		
ODT Timing		_		
Asynchronous RTT turn-on				
delay (Power-Down with DLL	taonas	1.0	9.0	ns
frozen)				
Asynchronous RTT turn-off				
delay (Power-Down with DLL	tAOFAS	1.0	9.0	ns
frozen)				
RTT dynamic change skew	tADC	0.26	0.74	tCK(avg)
Write Leveling Timing				
First DQS_t/DQS_n rising				
edge af-ter write leveling	tWLMRD	40	-	nCK
mode is pro-grammed				
DQS_t/DQS_n delay after				
write lev-eling mode is	tWLDQSEN	25	-	nCK
programmed				
Write leveling setup time				
from rising CK_t, CK_c	43A/I C	0.42		+CV/\
crossing to rising	tWLS	0.13	-	tCK(avg)
DQS_t/DQS_n crossing				
Write leveling hold time from				
rising DQS_t/DQS_n crossing	tWLH	0.13	-	tCK(avg)
to rising CK_t, CK_ crossing				
Write leveling output delay	tWLO	0	9.5	ns
Write leveling output error	tWLOE		2	ns
CA Parity Timing				
Commands not guaranteed to	+DAD TINI KNIOWNI		PL	
be executed during this time	tPAR_UN-KNOWN	-	rL	
Delay from errant command	+DAD ALED T ON		Discon	
to ALERT_n assertion	tPAR_ALER T_ON	-	PL+6ns	
Pulse width of ALERT_n signal	+DAD ALED T DIA/	90	170	»CV
when asserted	tPAR_ALER T_PW	88	176	nCK
Time from when Alert is				
asserted till controller must	+DAD ALED 7 DCD		70	-CV
start providing DES	tPAR_ALER T_RSP	-	78	nCK
commands in Persistent CA				




parity mode				
Parity Latency	PL	6		nCK
CRC Error Reporting				
CRC error to ALERT_n latency	tCRC_ALER T	3	13	ns
CRC ALERT_n pulse width	CRC_ALER T_PW	6	10	nCK
tREFI				
	2Gb	160	-	ns
ADECA (min)	4Gb	260	-	ns
tRFC1 (min)	8Gb	350	-	ns
	16Gb	550	-	ns
	2Gb	110	-	ns
	4Gb	160	-	ns
tRFC2 (min)	8Gb	260	-	ns
	16Gb	350	-	ns
	2Gb	90	-	ns
	4Gb	110	-	ns
tRFC3 (min)	8Gb	160	-	ns
	16Gb	260	-	ns



10. PACKAGE DIMENSION

- (32GB, 2 Rank 2Gx8 DDR4 base RDIMM)



Note: All dimensions are in millimeters (mils) and should be kept within a tolerance of ± 0.15 (6), unless otherwise specified.



11. RoHS Declaration



宜鼎國際股份有限公司 Innodisk Corporation

Page 1/2

Tel:(02)7703-3000 Internet: https://www.innodisk.com/


ROHS 自我宣告書(RoHS Declaration of Conformity)

Manufacturer Products: All Innodisk EM FLASH, DRAM and EP products

- 一、宜鼎國際股份有限公司(以下稱本公司)特此保證售予責公司之所有產品,皆符合歐盟 2011/65/EU 及(EU) 2015/863 關於 RoHS 之規範要求。 Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) and (EU) 2015/863 requirement.
- 二、 本公司同意因本保證書或與本保證書相關事宜有所爭議時,雙方宜友好協商,達成協議。 Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.
- 三、 本公司聲明我們的產品符合 RoHS 指令的附件中 7(a)、7(c)-1、6(c)允許豁免。 We declare, our products permitted by the following exemptions specified in the Annex of the RoHS directive,
 - % 7(a) Lead in high melting temperature type solders(i.e. lead-based alloys containing 85% by weight or more lead).
 - ※ 7(c)-1 Electrical and electronic components containing lead in a glass or ceramic other than dielectric ceramic in capacitors, e.g. piezoelectric devices, or in a glass or ceramic matrix compound.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
\$8 (Pb)	< 1000 ppm
表 (Hg)	< 1000 ppm
鍋 (Cd)	< 100 ppm
六價鉻 (Cr 6+)	< 1000 ppm
多溴啉苯 (PBBs)	< 1000 ppm
多溴二苯醚 (PBDEs)	< 1000 ppm
鄭苯二甲酸二(2-乙基己基)酯 (DEHP)	< 1000 ppm
鄭苯二甲酸丁酯苯甲酯 (BBP)	< 1000 ppm
鄭苯二甲酸二丁酯 (DBP)	< 1000 ppm
鄭某二甲酸二異丁酯 (DIBP)	< 1000 ppm







12. REACH Declaration



宜鼎國際股份有限公司

Innodisk Corporation REACH Declaration

Tel:(02)7703-3000 Fax:(02) 7703-3555 Internet: https://www.innodisk.com/

Innodisk Corporation pursues its social responsibility for global environmental preservation by committing to be compliant with REACH regulation (REGULATION (EC) No 1907/2006). We hereby confirm that the product(s),

Scope: Flash Memory, DRAM Module and Embedded Peripherals Products.

- The standard products of **not listed in** the <u>Appendix2</u> meet the requirements of REACH SVHC regulations(SVHCs < 0.1% in Article), as described in the candidate list table currently including 240 substances (release date: 23-JAN-2024) and shown on the ECHA website. https://echa.europa.eu/candidate-list-table
- The standard products listed in the <u>Appendix2</u> contain(s) one or more hazardous substances or constituents exceeding 0.1 % by weight in article if not otherwise specified in candidate list table.
 Where the threshold value is exceeded, the substances in question are to be declared in accompanying. (SVHCs > 0.1% in Article).
- Comply with REACH Annex XVII.



Guarantor

Company name 公司名稱: Innodisk Corporation 宣鼎國際股份有限公司

Company Representative 公司代表人: Yichuan Chen 所

Company Representative Title 公司代表人職稱: Quality Assurance Div. SR. Manager 品保處經理

Date 日期: 2024 / 02 / 19

1



Revision Log

Rev	Date	Modification
0.1	28 th April 2020	Preliminary Edition
1.0	28 th April 2020	Official Released
1.1	16 th May 2025	Updated IDD table, RoHS, REACH