

Approval Sheet

Customer	
Product Number	M4UE-4GMX1C0M-R
Module speed	PC4-3200
Pin	288 pin
CI-tRCD-tRP	22-22-22
Operating Temp (Tc)	0°C~95°C
Date	16 th May 2025

The Total Solution For Industrial Flash Storage



1. Features

Key Parameter

Industry	Speed	Da	ita Rate MT/	S	CL	tRCD	tRP
Nomenclature	Grade	CL=19	CL=21	CL=22	OL.	INCD	tKF
PC4-3200	E	2666	2933	3200	22	22	22

- JEDEC Standard 288-pin Dual In-Line Memory Module
- Intend for PC4-3200 applications
- Inputs and Outputs are SSTL-12 compatible
- VDD=VDDQ= 1.2 Volt (1.14V~1.26V)
- VPP=2.5 Volt (2.375V~2.75V)
- VDDSPD=2.2-3.6V
- Low-Power auto self-refresh (LPASR)
- 8 Banks(2 Bank Groups)
- Normal and Dynamic On-Die Termination for data, strobe and mask signals.
- Data bus inversion (DBI) for data bus

- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the MRS
- Selectable BC4 or BL8 on-the fly (OTF)
- Golden Connector
- Fly-By topology
- Terminated control, command and address bus
- Programmable /CAS Latency:
 10,11,12,13,14,15,16,17,18,19,20,21,22,24
- On-die VREFDQ generation and Calibration
- On-Board EEPROM
- RoHS and Halogen free (Section 11)



2. Ordering Information

DDR4 UDIMM							
Part Number	Density	Speed	DIMM Organization	Number of DRAM	Number of rank	Number of side	ECC
M4UE-4GMX1C0M-R	4GB	PC4-3200	512Mx64	4	1	1	N



Pin Configurations (Front side/Back side)

DDR4 UDIMM

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	NC	145	NC	37	vss	181	DQ29	73	VDD	217	VDD	109	vss	253	DQ41
2	vss	146	VREFCA	38	DQ24	182	vss	74	CK0_t	218	CK1_t	110	DM5_n/ DBI5_n,NC	254	VSS
3	DQ4	147	VSS	39	VSS	183	DQ25	75	CK0_c	219	CK1_c	111	NC	255	DQS5_c
4	vss	148	DQ5	40	DM3_n/ DBI3_n,NC	184	vss	76	VDD	220	VDD	112	vss	256	DQS5_t
5	DQ0	149	VSS	41	NC	185	DQS3_c	77	VTT	221	VIT	113	DQ46	257	VSS
6	vss	150	DQ1	42	VSS	186	DQS3_t	78	EVENT_n,NF	222	PARITY	114	vss	258	DQ47
7	DM0_n/ DBI0_n	151	VSS	43	DQ30	187	vss	79	A0	223	VDD	115	DQ42	259	VSS
8	NC	152	DQS0_c	44	VSS	188	DQ31	80	VDD	224	BA1	116	vss	260	DQ43
9	vss	153	DQS0_t	45	DQ26	189	VSS	81	BA0	225	A10/AP	117	DQ52	261	VSS
10	DQ6	154	VSS	46	VSS	190	DQ27	82	RAS_n /A16	226	VDD	118	vss	262	DQ53
11	VSS	155	DQ7	47	CB4/NC	191	VSS	83	VDD	227	NC	119	DQ48	263	VSS
12	DQ2	156	VSS	48	VSS	192	CB5,NC	84	CS0_n	228	WE_n/ A14	120	VSS	264	DQ49
13	VSS	157	DQ3	49	CB0/NC	193	VSS	85	VDD	229	VDD	121	DM6_n/ DBI6_n	265	VSS
14	DQ12	158	VSS	50	VSS	194	CB1,NC	86	CAS_n/ A15	230	NC	122	NC	266	DQS6_c
15	vss	159	DQ13	51	DM8_n/ DBI8_n.NC	195	VSS	87	ODT0	231	VDD	123	VSS	267	DQS6_t
16	DQ8	160	VSS	52	NC	196	DQS8_c	88	VDD	232	A13	124	DQ54	268	VSS
17	vss	161	DQ9	53	VSS	197	DQS8_t	89	CS1_n	233	VDD	125	VSS	269	DQ55
18	DM1_n/ DBI1_n,NC	162	VSS	54	CB6 DBI8_n,NC	198	VSS	90	VDD	234	NC	126	DQ50	270	VSS
19	NC	163	DQS1_c	55	VSS	199	CB7,NC	91	ODT1	235	NC	127	VSS	271	DQ51
20	vss	164	DQS1_t	56	CB2/NC	200	VSS	92	VDD	236	VDD	128	DQ60	272	VSS
21	DQ14	165	VSS	57	VSS	201	CB3,NC	93	NC	237	NC	129	vss	273	DQ61
22	vss	166	DQ15	58	RESET_n	202	VSS	94	VSS	238	SA2	130	DQ56	274	VSS
23	DQ10	167	VSS	59	VDD	203	CKE1	95	DQ36	239	vss	131	vss	275	DQ57
24	vss	168	DQ11	60	CKE0	204	VDD	96	vss	240	DQ37	132	DM7_n/ DBI7_n,NC	276	VSS
25	DQ20	169	VSS	61	VDD	205	NC	97	DQ32	241	VSS	133	NC	277	DQS7_c
26	vss	170	DQ21	62	ACT_n	206	VDD	98	VSS	242	DQ33	134	VSS	278	DQS7_t
27	DQ16	171	VSS	63	BG0	207	BG1	99	DM4_n/ DBI4_n,NC	243	vss	135	DQ62	279	VSS
28	VSS	172	DQ17	64	VDD	208	ALERT_n	100	NC	244	DQS4_c	136	VSS	280	DQ63
29	DM2_n/ DBI2_n,NC	173	VSS	65	A12/BC_n	209	VDD	101	VSS	245	DQS4_t	137	DQ58	281	VSS
30	NC	174	DQS2_c	66	A9	210	A11	102	DQ38	246	VSS	138	VSS	282	DQ59
31	VSS	175	DQS2_t	67	VDD	211	A7	103	VSS	247	DQ39	139	SA0	283	VSS
32	DQ22	176	VSS	68	A8	212	VDD	104	DQ34	248	VSS	140	SA1	284	VSSSPD
33	VSS	177	DQ23	69	A6	213	A5	105	VSS	249	DQ35	141	SCL	285	SDA
34	DQ18	178	VSS	70	VDD	214	A4	106	DQ44	250	VSS	142	VPP	286	VPP
35	VSS	179	DQ19	71	А3	215	VDD	107	VSS	251	DQ45	143	VPP	287	VPP
36	DQ28	180	VSS	72	A1	216	A2	108	DQ40	252	VSS	144	NC	288	VPP

NC = No Connect, RFU = Reserved for Future Use
 Address A17 is only valid for 16 Gb x4 based SDRAMs.
 RAS_n is a multiplexed function with A16.
 CAS_n is a multiplexed function with A15.
 WE_n is a multiplexed function with A14.



4. Architecture

Pin Definition

Pin Name	Description	Pin Name	Description
A0-A17 ¹	SDRAM address bus	SCL	I ² C serial bus clock for SPD/TSE
BAO, BA1	SDRAM bank select	SDA	I ² C serial bus data line for SPD/TSE
BG0, BG1	SDRAM bank group select	SA0-SA2	I ² C slave address select for SPD/TSE
RAS_n ²	SDRAM row address strobe	PARITY	SDRAM parity input
CAS_n ³	SDRAM column address strobe	VDD	SDRAM I/O & core power supply
WE_n ⁴	SDRAM write enable	C0, C1,C2	Chip ID lines
CSO_n, CS1_n	DIMM Rank Select Lines	12 V	Optional power Supply on socket but not used on UDIMM
CKEO, CKE1	SDRAM clock enable lines	VREFCA	SDRAM command/address reference supply
ODT0, ODT1	SDRAM on-die termination control lines	VSS	Power supply return (ground)
ACT_n	SDRAM activate	VDDSPD	Serial SPD-TSE positive power supply
DQ0-DQ63	DIMM memory data bus	ALERT_n	SDRAM ALERT_n
CB0-CB7	DIMM ECC check bits (for x72 module)	VPP	SDRAM Supply
TDQS0 t-TDQS8 t	Dummy loads for mixed populations of x4		
	based and x8 based RDIMMs.		
TDQS0_c-TDQS8_c	Not used on UDIMMs.		
DOCO + DOCO +	SDRAM data strobes		
DQS0_t–DQS8_t	(positive line of differential pair)		
DOSO 6 DOSO 6	SDRAM data strobes	DECET n	Set DRAMs to a Known State
DQS0_c–DQS8_c	(negative line of differential pair)	KESET_II	Set DRAIMS to a Known State
DM0_n-DM8_n,	SDRAM data masks/data bus inversion	CV/CNT to	CDD sizes a thormal quant has accurred
DBI0_n-DBI8_n	(x8-based x72 DIMMs)	EAFINI TII	SPD signals a thermal event has occurred.
CVO + CV1 +	SDRAM clocks	VTT	SDRAMI/O termination supply
CK0_t, CK1_t	(positive line of differential pair)	VII	SDRAM I/O termination supply
CKO c, CK1 c	SDRAM clocks	RFU	Reserved for future use
CNU_C, CN1_C	(negative line of differential pair)	NFU	Reserved for ruture use

Note 1 Address A17 is not valid for x8 and x16 based SDRAMs. For UDIMMs this connection pin is NC.

Note 2 RAS_n is a multiplexed function with A16.


Note 3 CAS_n is a multiplexed function with A15.

Note 4 WE_n is a multiplexed function with A14.



5. Function Block Diagram:

- (4GB, 1 Rank 512Mx16 DDR4 SDRAMs)



Note: 1. The ZQ ball on each DDR4 component is connected to an external 240 Ω ±1% resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



6. SDRAM Absolute Maximum Ratings

Symbol	Pa	arameter	Rating	Units	Note
_	On anotion Townsons true	Normal Operating Temp.	0 to 85	°C	1,2
T _{OPER}	Operation Temperature	Extended Temp.	85 to 95	°C	1,3
T _{STG}	Storage Temperature		-55 to 150	°C	4,5
V _{IN,} V _{OUT}	Voltage on any pins rela	tive to Vss	-0.4 to +1.5	V	4
V _{DD}	Voltage on VDD supply	relative to Vss	-0.4 to +1.5	V	4,6
V _{DDQ}	Voltage on VDDQ suppl	y relative to Vss	-0.4 to +1.5	V	4,6

Note

- 1) Operating Temperature TOPER is the case surface temperature on the center/top side of the DRAM.
- 2) The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0-85°C under all operating conditions.
- 3) Some applications require operation of the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
- a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to 3.9us.
- b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b), in this case IDD6 current can be increased around 10~20% than normal Temperature range.
- 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV

Rev 1.0



7. Operating Condition

Symbol	Parameter	Min	Nom	Мах	Units	Notes
VDD	Supply Voltage	1.14	1.2	1.26	V	1
VPP	DRAM activating power supply	2.375	2.5	2.75	V	2
VREFCA(DC)	Input reference voltage command/ address bus	0.49 x VDD	0.5 x VDD	0.51 x VDD	V	3
Vтт	Termination Voltage	0.49 × VDD	0.5 × VDD	0.51 × VDD	V	4

Note:

- 1. VDDQ tracks with VDD; VDDQ and VDD are tied together.
- VPP must be greater than or equal to VDD at all times.
- 3. VREFCA must not be greater than 0.6 x VDD. When VDD is less than 500mV, VREF may be less than or equal to 300mV.
- 4. VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.



8. Operating, Standby, and Refresh Currents

- 4GB UDIMM (1 Rank 512Mx16 DDR4 SDRAMs)

Councile of	December of Completions	Va	lue	l luite
Symbol	Proposed Conditions	IDD Max.	IPP Max.	Units
	Operating One Bank Active-Precharge Current (AL=0)CKE: High; External clock: On; tCK,			
	nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n:			
	Highbetween ACT and PRE; Command, Address, Bank Group Address, Bank Address			
IDD0	Inputs: partially toggling; Data IO: VDDQ; DM_n:stable at 1; Bank Activity: Cycling with one	236	20	mA
	bank active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2;ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for			
	detail pattern			
IDDOA	Operating One Bank Active-Precharge Current (AL=CL-1)			A
IDD0A	AL = CL-1, Other conditions: see IDD0	-	-	mA
	Operating One Bank Active-Read-Precharge Current (AL=0)CKE: High;			
	External clock: On; tCK, nRC, nRAS, nRCD, CL: Refer to Component			
	Datasheet for detail pattern; BL: 81; AL: 0; CS_n: Highbetween ACT, RD and		-	
155.4	PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data	070		٠
IDD1	IO: partially toggling; DM_n: stableat 1; Bank Activity: Cycling with one bank	276		mA
	active at a time: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component			
	Datasheet for detail pattern			
IDDAA	Operating One Bank Active-Read-Precharge Current (AL=CL-1)			٨
IDD1A	AL = CL-1, Other conditions: see IDD1	-	-	mA
	Precharge Standby Current (AL=0)CKE: High; External clock: On; tCK, CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at			
IDDON	1; Command,Address, Bank Group Address, Bank Address Inputs: partially	450		۸
IDD2N	toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banksclosed;	152	-	mA
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0;			
	Pattern Details: Refer to Component Datasheet for detail pattern			
IDD	Precharge Standby Current (AL=CL-1)			·
IDD2NA	AL = CL-1, Other conditions: see IDD2N	-	-	mA



			I	
	Precharge Standby ODT Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank			
IDD2NT	Group Address, Bank Address Inputs: partially toggling; Data IO: VSSQ;	184	-	mA
	DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT:			
	Enabled in Mode Registers2; ODT Signal: toggling according; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
IDD2NL	Precharge Standby Current with CAL enabled	_	_	mA
IDDZNL	Same definition like for IDD2N, CAL enabled3	-	-	IIIA
IDDONG	Precharge Standby Current with Gear Down mode enabled			mΛ
IDD2NG	Same definition like for IDD2N, Gear Down mode enabled3	-	-	mA
IDDOND	Precharge Standby Current with DLL disabled			A
IDD2ND	Same definition like for IDD2N, DLL disabled3	-	-	mA
IDDON	Precharge Standby Current with CA parity enabled			٥
IDD2N_par	Same definition like for IDD2N, CA parity enabled3	-	-	mA
	Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: Refer			
	to Component Datasheet for detail pattern; BL: 81; AL:0; CS_n: stable at 1;	120		
JDD0D	Command, Address, Bank Group Address, Bank Address Inputs: stable at 0;		-	٥
IDD2P	Data IO: VDDQ; DM_n: stable at 1;			mA
	Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0			
	Precharge Quiet Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
JDD-00	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,	400		
IDD2Q	Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO:	136	-	mA
	VDDQ; DM_n: stable at 1;Bank Activity: all banks closed;			
	Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0			
	Active Standby Current			
	CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
	detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command,			
	Address, Bank Group Address, Bank Address Inputs: partially toggling; Data			
IDD3N	IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks	176	12	mA
	open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable			
	at 0; Pattern Details:Refer to Component Datasheet			
	for detail pattern			
			1	

IDD3NA AL = CL-1, Other conditions: see IDD3N Active Power-Down Current CKE: Low. External clock: On; tCK, CL: sRefer to Component Datasheet for detail pattern; BL: B1; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2: ODT Signal: stable at 0 Operating Burst Read Current CKE: High: External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks; 0.01,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2: ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: B1; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2: ODT Signal: stable at HiGH: Pattern Details: Refer to Component Datasheet for detail pattern IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Write DBI enabled3, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Write DBI enabled3, Other conditions: see IDD4W		Active Standby Current (AL=CL-1)			
Active Power-Down Current CKE: Low: External clock: On; tCK, CL: sRefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High: External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0.0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High: External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HiGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI	IDD3NA		-	-	mA
CKE: Low; External clock: On; tCK, CL: sRefer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0: Data IO: VDDQ; DM_n: stable at 1; Bank Address Inputs: stable at 0: Data IO: Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Addivity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR: Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HiGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI DD4WB Operating Burst Write Current with Write DBI					
detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0.0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless write data burst with different DD4W IDD4WA IDD4WA Operating Burst Write Current (AL=CL-1) Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern DD4WB IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI					
Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern: BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current title. CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		'			
VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA	IDD3P	·	136	-	mA
Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0 Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0.0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2: ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (ML=CL-1) AL = CL-1, Other conditions: see IDD4W					
Operating Burst Read Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD: Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HiGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (ML=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI - mA		· ·			
CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI MA					
detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0.01,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; ICK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (ML=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI MA					
Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different IDD4W IDD4W IDD4W Operating Burst Write Current (AL=CL-1) Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current With Write DBI MA					
toggling; Data IO: seamless read data burst with different data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		detail pattern; BL: 82; AL: 0; CS_n: High between RD;			
IDD4R data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		Command, Address, Bank Group Address, Bank Address Inputs: partially			
data between one burst and the next one according; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R IDD4RB Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA	IDD4R	toggling; Data IO: seamless read data burst with different	704	-	mA
banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		data between one burst and the next one according; DM_n: stable at 1; Bank			
ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R IDD4RB Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling: Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		Activity: all banks open, RD commands cycling through			
Component Datasheet for detail pattern Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R IDD4RB Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2;			
IDD4RA Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R IDD4RB Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA IDD4WB Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		ODT Signal: stable at 0; Pattern Details: Refer to			
IDD4RA AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		Component Datasheet for detail pattern			
AL = CL-1, Other conditions: see IDD4R Operating Burst Read Current with Read DBI Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W IDD4WB IDD4WB Operating Burst Write Current with Write DBI mA		Operating Burst Read Current (AL=CL-1)	_	_	mΛ
IDD4RB Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA	IDDAICA	AL = CL-1, Other conditions: see IDD4R	_	_	ША
Read DBI enabled3, Other conditions: see IDD4R Operating Burst Write Current CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA	IDDABB	Operating Burst Read Current with Read DBI	_	_	mΛ
CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA	IDD4KB	Read DBI enabled3, Other conditions: see IDD4R	_	-	ША
detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		Operating Burst Write Current			
Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI		CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for			
toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI Operating Burst Write Current with Write DBI Total Materials Activity: all banks Activity: all bank Activity: all banks Operating Burst Write and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W		detail pattern; BL: 81; AL: 0; CS_n: High between WR;			
data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB Operating Burst Write Current with Write DBI		Command, Address, Bank Group Address, Bank Address Inputs: partially			
data between one burst and the next one; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB A C C Current With Current with Write DBI The commands of the next one; DM_n: stable at 1; Bank Activity: all banks Activity: all banks open, WR commands open, WR	IDDAW	toggling ; Data IO: seamless write data burst with different	550		A
O,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB Operating Burst Write Current with Write DBI mA	100400	data between one burst and the next one; DM_n: stable at 1; Bank Activity: all	552	-	mA
Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		banks open, WR commands cycling through banks:			
Datasheet for detail pattern Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB The pattern of the pat		0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers2; ODT			
IDD4WA Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI mA		Signal: stable at HIGH; Pattern Details: Refer to Component			
IDD4WA AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB mA mA		Datasheet for detail pattern			
AL = CL-1, Other conditions: see IDD4W Operating Burst Write Current with Write DBI IDD4WB mA	=	Operating Burst Write Current (AL=CL-1)			
IDD4WB mA	IDD4WA	AL = CL-1, Other conditions: see IDD4W	-	-	mA
	=	Operating Burst Write Current with Write DBI			_
ar and the second of the secon	IDD4WB	Write DBI enabled3, Other conditions: see IDD4W	-	-	mA



	Operating Burst Write Current with Write CRC			
IDD4WC	Write CRC enabled3, Other conditions: see IDD4W	-	-	mA
	· · · · · · · · · · · · · · · · · · ·			
IDD4W_par	Operating Burst Write Current with CA Parity	-	-	mA
	CA Parity enabled3, Other conditions: see IDD4W			
	Burst Refresh Current (1X REF)			
	CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet			
	for detail pattern; BL: 81; AL: 0; CS_n: High between			
IDD5B	REF; Command, Address, Bank Group Address, Bank Address Inputs: partially	188	20	mA
	toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank			
	Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: stable at 0; Pattern Details:			
	Refer to Component Datasheet for detail pattern			
100-50	Burst Refresh Current (2X REF)			
IDD5F2	tRFC=tRFC_x2, Other conditions: see IDD5B	-	-	mA
	Burst Refresh Current (4X REF)			
IDD5F4	tRFC=tRFC_x4, Other conditions: see IDD5B	-	-	mA
	Self Refresh Current: Normal Temperature Range			
	TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE:			
	Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer			
IDD6N	to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#, Command,	128	-	mA
	Address, Bank Group Address, Bank Address, Data IO:			
	High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer			
	and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL			
	Self-Refresh Current: Extended Temperature Range)			
	TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE:			
IDD6E	Low; External clock: Off; CK_t and CK_c: LOW; CL:			
	Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n,	000		A
	Command, Address, Bank Group Address, Bank Address, Data	208	-	mA
	IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh			
	operation; Output Buffer and RTT: Enabled in Mode			
	Registers2; ODT Signal: MID-LEVEL			



IDD6R	Self-Refresh Current: Reduced Temperature Range TCASE: 0 - 45 °C; Low Power Array Self Refresh (LP ASR): Reduced4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: see Table 34 on p age 37; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at	76	-	mA
	1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL			
IDD6A	Auto Self-Refresh Current TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Auto4;CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: see Table 34 on p age 37; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL	32	20	mA
IDD7	Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; DataIO: read data bursts with different data between one burst and the next one; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern	900	52	mA
IDD8	Maximum Power Down Current TBD	96	-	mA



9. Timing Parameters

Clock Timing				
Parameter	Symbol	MIN	MAX	Units
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	20	ns
Average Clock Period	tCK(avg)	0.625	<0.682	ns
Average high pulse width	tCH(avg)	0.48	0.52	tCK(avg)
Average low pulse width	tCL(avg)	0.48	0.52	tCK(avg)
Absolute Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min_ to t	tCK(avg)m ax + tJIT(per)m ax_tot	tCK(avg)
Absolute clock HIGH pulse width	tCH(abs)	0.45	-	tCK(avg)
Absolute clock LOW pulse width	tCL(abs)	0.45	-	tCK(avg)
Clock Period Jitter- total	JIT(per)_tot	-32	32	ps
Clock Period Jitter- deterministic	JIT(per)_dj	-16	16	ps
Clock Period Jitter during DLL lock-ing period	tJIT(per, lck)	-25	25	ps
Cycle to Cycle Period Jitter	tJIT(cc)_to-tal	62		ps
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	50)	ps
Cumulative error across 2 cycles	tERR(2per)	-46	46	ps
Cumulative error across 3 cycles	tERR(3per)	-55	55	ps
Cumulative error across 4 cycles	tERR(4per)	-61	61	ps
Cumulative error across 5 cycles	tERR(5per)	-65	65	ps
Cumulative error across 6 cycles	tERR(6per)	-69	69	ps
Cumulative error across 7	tERR(7per)	-73	73	ps

cycles				
Cumulative error across 8 cycles	tERR(8per)	-76	76	ps
Cumulative error across 9 cycles	tERR(9per)	-78	78	ps
Cumulative error across 10 cycles	tERR(10per)	-80	80	ps
Cumulative error across 11 cycles	tERR(11per)	-83	83	ps
Cumulative error across 12 cycles	tERR(12per)	-84	84	ps
Cumulative error across 13 cycles	tERR(13per)	-86	86	ps
Cumulative error across 14 cycles	tERR(14per)	-87	87	ps
Cumulative error across 15 cycles	tERR(15per)	-89	89	ps
Cumulative error across 16 cycles	tERR(16per)	-90	90	ps
Cumulative error across 17 cycles	tERR(17per)	-92	92	ps
Cumulative error across 18 cycles	tERR(18per)	-93	93	ps
Cumulative error across n = 13, 14 49, 50 cycles	tERR(nper)	tERR(nper)min = (tJIT(per)_t tERR(nper)max = (tJIT(per)_to	otal min) ((1 + 0.68ln(n)) *	ps
Command and Address setup time to CK_t, CK_c referenced to Vih(ac) / Vil(ac) levels	tlS(base)	40	-	ps
Command and Address setup time to CK_t, CK_c referenced to Vref levels	tIS(Vref)	130	-	ps
Command and Address hold time to CK_t, CK_c referenced to Vih(dc) / Vil(dc) levels	tIH(base)	65	-	ps
Command and Address hold	tIH(Vref)	130	-	ps

		1		
time to CK_t, CK_c referenced				
to Vref levels				
Control and Address Input	tIPW	340		200
pulse width for each input	LIPVV	540	-	ps
Command and Address Timing				
Parameter	Symbol	MIN	MAX	Units
CAS_n to CAS_n command		max(5 nCK,		914
delay for same bank group	tCCD_L	5 ns)	-	nCK
CAS_n to CAS_n command				
delay for different bank group	tCCD_S	4	-	nCK
ACTIVATE to ACTIVATE				
Command delay to different	tRRD_S(2K)	Max(4nCK,5.	-	nCK
bank group for 2KB page size		3ns)		
ACTIVATE to ACTIVATE				
Command delay to different	tRRD_S(1K)	Max(4nCK,2.5ns)	-	nCK
bank group for 2KB page size				
ACTIVATE to ACTIVATE				
Command delay to different				
bank group for 1/ 2KB page	tRRD_S(1/ 2K)	Max(4nCK,2.5ns)	-	nCK
size				
ACTIVATE to ACTIVATE				
Command delay to same	tRRD_L(2K)	Max(4nCK,6.	-	nCK
bank group for 2KB page size		4ns)		
ACTIVATE to ACTIVATE				
Command delay to same	tRRD_L(1K)	Max(4nCK,4.	-	nCK
bank group for 1KB page size		9ns)		
ACTIVATE to ACTIVATE				
Command delay to same		Max(4nCK,4.		_
bank group for 1/2KB page	tRRD_L(1/ 2K)	9ns)	-	nCK
size				
Four activate window for 2KB		Max(28nCK,3		
page size	tFAW_2K	Ons)	-	ns
Four activate window for 1KB		Max(20nCK,2		
page size	tFAW_1K	1ns)	-	ns
Four activate window for		Max(16nCK,1		
1/2KB page size	tFAW_1/2K	Ons)	-	ns
Delay from start of internal	tWTR_S	max(2nCK,2.	-	



-				
write transaction to internal		5ns)		
read com-mand for different				
bank group				
Delay from start of internal				
write transaction to internal		max(4nCK,7.		
read com-mand for same	tWTR_L	5ns)	-	
bank group				
Internal READ Command to		max(4nCK,7.		
PRE-CHARGE Command delay	tRTP	5ns)	-	
WRITE recovery time	tWR	15	-	ns
		tWR+max		
Write recovery time when	tWR_CRC _DM	(5nCK,3.75ns	-	ns
CRC and DM are enabled)		
delay from start of internal				
write transaction to internal		tWTR_S+ma		
read com-mand for different	tWTR_S_C RC_DM	х	-	ns
bank group with both CRC		(5nCK,3.75ns		
and DM enabled)		
delay from start of internal				
write transaction to internal		tWTR_L+max		
read com-mand for same	tWTR_L_C RC_DM	(5nCK,3.75ns	-	ns
bank group with both CRC)		
and DM enabled				
DLL locking time	tDLLK	1024	-	nCK
Mode Register Set command		_		914
cycle time	tMRD	8	-	nCK
Mode Register Set command		max(24nCK,1		
up-date delay	tMOD	5ns)	-	
Multi-Purpose Register				
Recovery Time	tMPRR	1	-	nCK
Multi Purpose Register Write		tMOD (min)		
Re-covery Time	tWR_MPR	+ AL + PL	-	-
Auto precharge write		Programmed WR -	+ roundup (tRP /	
recovery + precharge time	tDAL(min)	tCK(a	vg))	nCK
DQ0 or DQL0 driven to 0				
set-up time to first DQS rising	tPDA_S	0.5	-	UI
edge				

				1
DQ0 or DQL0 driven to 0 hold				
time from last DQS fall-ing	tPDA_H	0.5	-	UI
edge				
CS_n to Command Address Late	ncy			
CS_n to Command Address		max(3		
Laten-cy	tCAL	nCK,	-	nCK
-a.a 3,		3.748 ns)		
DRAM Data Timing				
DQS_t,DQS_c to DQ skew, per	tDQSQ		0.20	tCK(avg)
group, per access	ισασα	-	0.20	/2
DQ output hold time from	1011	0.70		tCK(avg)
DQS_t,DQS_c	tQH	0.70	-	/2
Data Valid Window per				
device: tQH - tDQSQ for a	tDVWd	0.64	-	UI
device				
Data Valid Window per				
device, per pin: tQH - tDQSQ	tDVWp	0.72	-	UI
each device's out-put				
DQ low impedance time from	tLZ(DQ)	-250	160	Ps
CK_t, CK_c	(12(15Q)	-230	100	г3
DQ high impedance time	tHZ(DQ)		160	nc
from CK_t, CK_c	ιπείσα	_	100	ps
Data Strobe Timing				
DQS_t, DQS_c differential	+DDDE	0.0		+CV
READ Preamble	tRPRE	0.9		tCK
DQS_t, DQS_c differential	tRPST	0.33	TBD	tCK
READ Postamble	inrol	0.55	טטו	ick
DQS_t,DQS_c differential	tQSH	0.4	_	tCK
output high time	ιασιι	0.4	-	ick
DQS_t,DQS_c differential	tQSL	0.4	_	tCK
output low time	iQJL	0.4		ick
DQS_t, DQS_c differential	tWPRE	0.9	_	tCK
WRITE Preamble	LVVFIL	0.5		ick
DQS_t, DQS_c differential	tWPST	0.33	TBD	tCK
WRITE Postamble	LVVFJI	0.33	טטו	ick
DQS_t and DQS_c	tLZ(DQS)	-250	160	ps
low-impedance time	(12(1)(1)	230	100	μs

(Referenced from RL-1)				
(
DQS_t and DQS_c				
high-impedance time	tHZ(DQS)	-	160	ps
(Referenced from RL+BL/2)				
DQS_t, DQS_c differential	+DOC!	0.46	0.54	+CIV
input low pulse width	tDQSL	0.46	0.54	tCK
DQS_t, DQS_c differential	100011	0.46	0.54	.01
input high pulse width	tDQSH	0.46	0.54	tCK
DQS_t, DQS_c rising edge to				
CK_t, CK_c rising edge (1	tDQSS	-0.27	0.27	tCK
clock preamble)				
DQS_t, DQS_c falling edge				
setup time to CK_t, CK_c	tDSS	0.18	-	tCK
rising edge				
DQS_t, DQS_c falling edge				
hold time from CK_t, CK_c	tDSH	0.18	-	tCK
rising edge				
DQS_t, DQS_c rising edge				
output timing locatino from	tDQSCK (DLL On)	-160	160	ps
rising				
DQS_t, DQS_c rising edge				
output variance window per	tDQSCKI (DLL On)		260	ps
DRAM				
MPSM Timing				
Command path disable delay	ANADED	tMOD(min) +		
upon MPSM entry	tMPED	tCPDED(min)	-	
Valid clock requirement after	+C//ACDE	tMOD(min) +		
MPSM entry	tCKMPE	tCPDED(min)	-	
Valid clock requirement	LCVA ADV	FCKCDX(** ;)		
before MPSM exit	tCKMPX	tCKSRX(min)		
Exit MPSM to commands not	AV8.65	to the total		
requiring a locked DLL	tXMP	txs(imin)		
Exit MPSM to commands	+VAADDII	tXMP(min) +		
requiring a locked DLL	tXMPDLL	tXSDLL(min)		
CS setup time to CKE	tMPX_S	tlSmin + tlHmin	-	
Calibration Timing				
Power-up and RESET	tZQinit	1024	-	nCK



pr				
calibration time				
Normal operation Full	tZQoper	512	-	nCK
calibration time				
Normal operation Short	tZQCS	128	-	nCK
calibration time				
Reset/Self Refresh Timing				
		max		
Exit Reset from CKE HIGH to a	command tXPR	(5nCK,tRFC(
valid command	command txPK	min)+	-	
		10ns)		
Exit Self Refresh to				
commands not requiring a	tXS	tRFC(min)+1	-	
locked DLL		0ns		
SRX to commands not				
requiring a locked DLL in Self	tX-S_ABORT(min)	tRFC4(min)+	-	
Refresh ABORT		10ns		
Exit Self Refresh to				
ZQCL,ZQCS and MRS		tRFC4(min)+		
(CL,CWL,WR,RTP and Gear	tXS_FAST (min)	10ns	-	
Down)				
Exit Self Refresh to				
commands re-quiring a	tXSDLL	tDLLK(min)	-	
locked DLL				
Minimum CKE low width for				
Self re-fresh entry to exit	tCKESR	tCKE(min)+1	-	
timing		nCK		
Minimum CKE low width for				
Self re-fresh entry to exit	tCKESR_ PAR	tCKE(min)+	-	
timing with CA Parity enabled	_	1nCK+PL		
Valid Clock Requirement after				
Self Refresh Entry (SRE) or	tCKSRE	max(5nCK,10	-	
Power- Down Entry (PDE)		ns)		
Valid Clock Requirement after				
Self Refresh Entry (SRE) or		max		
Power- Down when CA Parity	tCKS-RE_PAR	(5nCK,10ns)	-	
is enabled		+PL		
Valid Clock Requirement	tCKSRX	max(5nCK,10	_	
vanu Clock Requirement	ιυνονν	max(SHCK,10	-	



before Self Refresh Exit (SRX)		ns)		
or Power-Down Exit (PDX) or				
Reset Exit				
Power Down Timing				
Exit Power Down with DLL on				
to any valid command;Exit				
Precharge Power Down with	tXP	(4nCK,6ns)	-	
DLL frozen to commands not				
requiring a locked DLL				
		max (3nCK,		
CKE minimum pulse width	tCKE	5ns)	-	
Command pass disable delay	tCPDED	4	-	nCK
Power Down Entry to Exit		. 2017	04.555	
Timing	tPD	tCKE(min)	9*tREFI	
Timing of ACT command to	_	_		_
Power Down entry	tACTPDEN	2	-	nCK
Timing of PRE or PREA				
command to Power Down	tPRPDEN	2	-	nCK
entry				
Timing of RD/RDA command				
to Power Down entry	tRDPDEN	RL+4+1	-	nCK
Timing of WR command to				
Power Down entry (BL8OTF,	tWRPDEN	WL+4+(tWR/	-	nCK
BL8MRS, BC4OTF)		tCK(avg))		
Timing of WRA command to				
Power Down entry (BL8OTF,	tWRAPDEN	WL+4+WR+1	-	nCK
BL8MRS, BC4OTF)				
Timing of WR command to		WL+2+(tWR/		
Power Down entry (BC4MRS)	tWRP-BC4DEN	tCK(avg))	-	nCK
Timing of WRA command to		_		
Power Down entry (BC4MRS)	tWRAP-BC4DEN	WL+2+WR+1	-	nCK
Timing of REF command to				
Power Down entry	tREFPDEN	2	-	nCK
Timing of MRS command to				
Power Down entry	tMRSPDEN	tMOD(min)	-	
PDA Timing				
Mode Register Set command	tMRD_PDA	max(16nCK,1		
		<u> </u>	<u> </u>	



cycle time in PDA mode		Ons)		
Mode Register Set command	tMOD_PDA	tMC	חר	
up-date delay in PDA mode	::::::::::::::::::::::::::::::::::::::		,,,	
ODT Timing				
Asynchronous RTT turn-on				
delay (Power-Down with DLL	taonas	1.0	9.0	ns
frozen)				
Asynchronous RTT turn-off				
delay (Power-Down with DLL	tAOFAS	1.0	9.0	ns
frozen)				
RTT dynamic change skew	tADC	0.26	0.74	tCK(avg)
Write Leveling Timing				
First DQS_t/DQS_n rising				
edge af-ter write leveling	tWLMRD	40	-	nCK
mode is pro-grammed				
DQS_t/DQS_n delay after				
write lev-eling mode is	tWLDQSEN	25	-	nCK
programmed				
Write leveling setup time				
from rising CK_t, CK_c				
crossing to rising	tWLS	0.13	-	tCK(avg)
DQS_t/DQS_n crossing				
Write leveling hold time from				
rising DQS_t/DQS_n crossing	tWLH	0.13	-	tCK(avg)
to rising CK_t, CK_ crossing				
Write leveling output delay	tWLO	0	9.5	ns
Write leveling output error	tWLOE		2	ns
CA Parity Timing				
Commands not guaranteed to				
be executed during this time	tPAR_UN-KNOWN	-	PL	
Delay from errant command				
to ALERT_n assertion	tPAR_ALER T_ON	-	PL+6ns	
Pulse width of ALERT_n signal				
when asserted	tPAR_ALER T_PW	96	192	nCK
Time from when Alert is				
asserted till controller must	tPAR_ALER T_RSP	-	85	nCK
start providing DES				




commands in Persistent CA				
parity mode				
Parity Latency	PL	6		nCK
CRC Error Reporting				
CRC error to ALERT_n latency	tCRC_ALER T	3	13	ns
CRC ALERT_n pulse width	CRC_ALER T_PW	6	10	nCK
tREFI				
	2Gb	160	-	ns
4DEC4 (min)	4Gb	260	-	ns
tRFC1 (min)	8Gb	350	-	ns
	16Gb	550	-	ns
	2Gb	110	-	ns
4DEC2 ()	4Gb	160	-	ns
tRFC2 (min)	8Gb	260	-	ns
	16Gb	350	-	ns
	2Gb	90	-	ns
(, ,)	4Gb	110	-	ns
tRFC3 (min)	8Gb	160	-	ns
	16Gb	260	-	ns



10. PACKAGE DIMENSION

- (4GB, 1 Rank 512Mx16 DDR4 base UDIMM)



Note1: Device position is only for reference.

Note2: All dimensions are in millimeters (mils) and should be kept within a tolerance of ± 0.15 (6), unless otherwise specified.



11. RoHS Declaration



宜鼎國際股份有限公司

Page 1/2

Innodisk Corporation

Tel:(02)7703-3000 Internet: https://www.innodisk.com/

ROHS 自我宣告書(RoHS Declaration of Conformity)

Manufacturer Products: All Innodisk EM FLASH, DRAM and EP products

- 一、宜鼎國際股份有限公司(以下稱本公司)特此保證售予責公司之所有產品,皆符合歐盟 2011/65/EU 及(EU) 2015/863 關於 RoHS 之規範要求。 Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) and (EU) 2015/863 requirement.
- 二、 本公司同意因本保證書或與本保證書相關事宜有所爭議時,雙方宜友好協商,達成協議。 Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.
- 三、 本公司聲明我們的產品符合 ROHS 指令的附件中 7(a)、7(c)-1、6(c)允許豁免。 We declare, our products permitted by the following exemptions specified in the Annex of the ROHS directive.
 - 3% 7(a) Lead in high melting temperature type solders(i.e. lead-based alloys containing 85% by weight or more lead).
 - ※ 7(c)-I Electrical and electronic components containing lead in a glass or ceramic other than dielectric ceramic in capacitors, e.g. piezoelectric devices, or in a glass or ceramic matrix compound.
 - 36 6(c) Copper alloy containing up to 4% lead by weight. (This exemption applies to
 products that use antennas)

Limited of RoHS ppm (mg/kg)
< 1000 ppm
< 1000 ppm
< 100 ppm
< 1000 ppm
< 1000 ppm
< 1000 ppm
< 1000 ppm
< 1000 ppm
< 1000 ppm
< 1000 ppm



innodisk 宜鼎國際股份有	FR公司 Page 2/2
Innodisk Corp 立 保 整 書 人 Company name 公司名称:innodisk Corporation Company Representative 公司代表人:	oration (Guarantor) 宣鼎國際股份有限。
	<u> </u>



12. REACH Declaration



宜鼎國際股份有限公司

Innodisk Corporation REACH Declaration

Tel:(02)7703-3000 Fax:(02) 7703-3555 Internet: https://www.innodisk.com/

Innodisk Corporation pursues its social responsibility for global environmental preservation by committing to be compliant with REACH regulation (REGULATION (EC) No 1907/2006). We hereby confirm that the product(s),

Scope: Flash Memory, DRAM Module and Embedded Peripherals Products.

- The standard products of not listed in the <u>Appendix2</u> meet the requirements of REACH SVHC regulations(SVHCs < 0.1% in Article), as described in the candidate list table currently including 240 substances (release date: 23-JAN-2024) and shown on the ECHA website. https://echa.europa.eu/candidate-list-table
- The standard products listed in the <u>Appendix2</u> contain(s) one or more hazardous substances or constituents exceeding 0.1 % by weight in article if not otherwise specified in candidate list table.
 Where the threshold value is exceeded, the substances in question are to be declared in accompanying. (SVHCs > 0.1% in Article).
- Comply with REACH Annex XVII.



Guarantor

Company name 公司名稱: Innodisk Corporation 宣鼎國際股份有限公司

Company Representative 公司代表人:>

¥ichuan Chen 時 徐仝

Company Representative Title 公司代表人職稱: Quality Assurance Div. SR. Manager 品保處經理

Date 日期: 2024 / 02 / 19

1



Revision Log

Rev	Date	Modification
0.1	16 th May 2025	Preliminary Edition
1.0	16 th May 2025	Official Released