## Approval Sheet

<table>
<thead>
<tr>
<th>Customer</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Product Number</td>
<td>M4D0-8GS1P5SJ</td>
</tr>
<tr>
<td>Module speed</td>
<td>PC4-2400</td>
</tr>
<tr>
<td>Pin</td>
<td>260 pin</td>
</tr>
<tr>
<td>CL-TRCD-TRP</td>
<td>17-17-17</td>
</tr>
<tr>
<td>SDRAM Operating Temp</td>
<td>-40℃~85℃</td>
</tr>
<tr>
<td>Date</td>
<td>25th April 2017</td>
</tr>
</tbody>
</table>
1. Features

Key Parameter

<table>
<thead>
<tr>
<th>Industry Nomenclature</th>
<th>Speed Grade</th>
<th>Data Rate MT/s</th>
<th>tRCD (ns)</th>
<th>tRP (ns)</th>
<th>tRC (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC4-2400</td>
<td>S</td>
<td>1866</td>
<td>2133</td>
<td>2400</td>
<td>14.16</td>
</tr>
</tbody>
</table>

- JEDEC Standard 260-pin Dual In-Line Memory Module
- Intend for PC4-2400 applications
- Inputs and Outputs are SSTL-12 compatible
- $V_{DD}=V_{DDQ}=1.2$ Volt (TYP)
- $V_{PP}=2.5$ Volt (TYP)
- $V_{DDSPD}=2.2$-$3.6$V
- Low-Power auto self-refresh (LPASR)
- SDRAMs have 16 internal banks for concurrent operation (4 Bank Group of 4 banks each)
- Normal and Dynamic On-Die Termination for data, strobe and mask signals.
- Data bus inversion (DBI) for data bus
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the MRS
- Selectable BC4 or BL8 on-the fly (OTF)
- Golden Connector
- Fly-By topology
- Terminated control, command and address bus
- Programmable /CAS Latency: 10, 11, 12, 13, 14, 15, 16, 17, 18
- Operation temperature – (-40°C ~ 85°C)
- On-die $V_{REFDQ}$ generation and Calibration
- On-Board EEPROM
- RoHS and Halogen free (Section 13)
- Support ECC function
2. Environmental Requirements

iDIMM are intended for use in standard office environments that have limited capacity for heating and air conditioning.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Rating</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>TOPR</td>
<td>Operating Temperature (ambient)</td>
<td>-40 to +85</td>
<td>°C</td>
<td>1</td>
</tr>
<tr>
<td>TSTG</td>
<td>Storage Temperature</td>
<td>-50 to +100</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>HOPR</td>
<td>Operating Humidity (relative)</td>
<td>10 to 90</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>HSTG</td>
<td>Storage Humidity (without condensation)</td>
<td>5 to 95</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>PBAR</td>
<td>Barometric Pressure (operating &amp; storage)</td>
<td>105 to 69</td>
<td>K Pascal</td>
<td>1,2</td>
</tr>
</tbody>
</table>

1. The component maximum case temperature (Tcase) shall not exceed the value specified in the DDR DRAM component specification.
2. Up to 9850 ft.

3. SDRAM Parameters by device density

<table>
<thead>
<tr>
<th>RTT_Nom Setting</th>
<th>Parameter</th>
<th>8Gb</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>iREFI</td>
<td>Average periodic refresh interval</td>
<td>7.8</td>
<td>μs</td>
</tr>
<tr>
<td></td>
<td>-40°C≤Tcase≤85°C</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>85°C&lt;Tcase≤95°C</td>
<td>3.9</td>
<td>μs</td>
</tr>
</tbody>
</table>
4. Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Density</th>
<th>Speed</th>
<th>DIMM Organization</th>
<th>Number of DRAM</th>
<th>Number of rank</th>
<th>ECC</th>
</tr>
</thead>
<tbody>
<tr>
<td>M4D0-8GS1P5SJ</td>
<td>8GB</td>
<td>PC4-2400</td>
<td>1Gx72</td>
<td>9</td>
<td>1</td>
<td>Y</td>
</tr>
</tbody>
</table>
5. Pin Configurations (Front side/Back side)

### DDR4 1Gx8 base ECC SODIMM

<table>
<thead>
<tr>
<th>Pin</th>
<th>Front</th>
<th>Pin</th>
<th>Back</th>
<th>Pin</th>
<th>Front</th>
<th>Pin</th>
<th>Back</th>
<th>Pin</th>
<th>Front</th>
<th>Pin</th>
<th>Back</th>
<th>Pin</th>
<th>Front</th>
<th>Pin</th>
<th>Back</th>
<th>Pin</th>
<th>Front</th>
<th>Pin</th>
<th>Back</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VSS</td>
<td>2</td>
<td>VSS</td>
<td>67</td>
<td>DQ29</td>
<td>68</td>
<td>VSS</td>
<td>133</td>
<td>A1</td>
<td>134</td>
<td>EVENT_n, NF</td>
<td>199</td>
<td>DQS5/c</td>
<td>200</td>
<td>DQS5</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>DQ5</td>
<td>4</td>
<td>DQ4</td>
<td>69</td>
<td>VSS</td>
<td>70</td>
<td>DQ24</td>
<td>135</td>
<td>VDD</td>
<td>136</td>
<td>VDD</td>
<td>201</td>
<td>VSS</td>
<td>202</td>
<td>VSS</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>VSS</td>
<td>6</td>
<td>VSS</td>
<td>71</td>
<td>DQ21</td>
<td>72</td>
<td>VSS</td>
<td>137</td>
<td>CH0_I</td>
<td>138</td>
<td>CK1_INF</td>
<td>203</td>
<td>DQ46</td>
<td>204</td>
<td>DQ47</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>DQ1</td>
<td>8</td>
<td>DQ0</td>
<td>73</td>
<td>VSS</td>
<td>74</td>
<td>DQS3_c</td>
<td>139</td>
<td>CK0_c</td>
<td>140</td>
<td>CK1_cNF</td>
<td>205</td>
<td>VSS</td>
<td>206</td>
<td>VSS</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>VSS</td>
<td>10</td>
<td>VSS</td>
<td>75</td>
<td>DMR/n/</td>
<td>76</td>
<td>DQ25</td>
<td>141</td>
<td>VDD</td>
<td>142</td>
<td>VDD</td>
<td>207</td>
<td>DQ42</td>
<td>208</td>
<td>DQ43</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>DQS0_c,</td>
<td>12</td>
<td>DBI8/n/DBI9_n</td>
<td>77</td>
<td>VSS</td>
<td>78</td>
<td>VSS</td>
<td>143</td>
<td>PART1Y</td>
<td>144</td>
<td>A0</td>
<td>209</td>
<td>VSS</td>
<td>210</td>
<td>VSS</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>DQS0_j</td>
<td>14</td>
<td>VSS</td>
<td>79</td>
<td>DQ30</td>
<td>80</td>
<td>DQ31</td>
<td>145</td>
<td>BAI</td>
<td>146</td>
<td>A10/AP</td>
<td>211</td>
<td>DQ62</td>
<td>212</td>
<td>DQ53</td>
<td>12</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>VSS</td>
<td>16</td>
<td>DQ8</td>
<td>81</td>
<td>VSS</td>
<td>82</td>
<td>VSS</td>
<td>147</td>
<td>VDD</td>
<td>148</td>
<td>VDD</td>
<td>213</td>
<td>VSS</td>
<td>214</td>
<td>VSS</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>DQ7</td>
<td>18</td>
<td>VSS</td>
<td>83</td>
<td>DQ26</td>
<td>84</td>
<td>DQ27</td>
<td>149</td>
<td>CS0_n</td>
<td>150</td>
<td>BA0</td>
<td>215</td>
<td>DQ49</td>
<td>216</td>
<td>DQ48</td>
<td>16</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>VSS</td>
<td>20</td>
<td>DQ2</td>
<td>85</td>
<td>VSS</td>
<td>86</td>
<td>VSS</td>
<td>151</td>
<td>WE_n/A14</td>
<td>152</td>
<td>RAD_nA16</td>
<td>217</td>
<td>VSS</td>
<td>218</td>
<td>VSS</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>DQ3</td>
<td>22</td>
<td>VSS</td>
<td>87</td>
<td>CBS/NC</td>
<td>88</td>
<td>CB4/NC</td>
<td>153</td>
<td>VDD</td>
<td>154</td>
<td>VDD</td>
<td>219</td>
<td>DQS5/c</td>
<td>220</td>
<td>DMR/n/DBI9_n</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>VSS</td>
<td>24</td>
<td>DQ12</td>
<td>89</td>
<td>VSS</td>
<td>90</td>
<td>VSS</td>
<td>155</td>
<td>OD0</td>
<td>156</td>
<td>CAS_nA15</td>
<td>221</td>
<td>DQS6_j</td>
<td>222</td>
<td>DQS5</td>
<td>30</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>DQ13</td>
<td>26</td>
<td>VSS</td>
<td>91</td>
<td>CB1/NC</td>
<td>92</td>
<td>CB8/NC</td>
<td>157</td>
<td>CS1_n</td>
<td>158</td>
<td>A13</td>
<td>223</td>
<td>VSS</td>
<td>224</td>
<td>DQ24</td>
<td>32</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>VSS</td>
<td>28</td>
<td>DQ8</td>
<td>93</td>
<td>VSS</td>
<td>94</td>
<td>VSS</td>
<td>159</td>
<td>VDD</td>
<td>160</td>
<td>VDD</td>
<td>225</td>
<td>DQ25</td>
<td>226</td>
<td>VSS</td>
<td>38</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>DQ9</td>
<td>30</td>
<td>VSS</td>
<td>95</td>
<td>DQS8_c</td>
<td>96</td>
<td>DMR/n/</td>
<td>161</td>
<td>DQ17</td>
<td>162</td>
<td>CS2/n/NC</td>
<td>227</td>
<td>VSS</td>
<td>228</td>
<td>DQ50</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>VSS</td>
<td>32</td>
<td>DQS1_j,</td>
<td>97</td>
<td>DQS9_i</td>
<td>98</td>
<td>VSS</td>
<td>163</td>
<td>VDD</td>
<td>164</td>
<td>WRFC</td>
<td>229</td>
<td>DQ51</td>
<td>230</td>
<td>VSS</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>33</td>
<td>DMR/n/DBI1_n</td>
<td>34</td>
<td>DQS1_I</td>
<td>99</td>
<td>VSS</td>
<td>100</td>
<td>CB3/NC</td>
<td>165</td>
<td>C51_n</td>
<td>166</td>
<td>A02</td>
<td>231</td>
<td>VSS</td>
<td>232</td>
<td>DQ80</td>
<td>40</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>35</td>
<td>VSS</td>
<td>36</td>
<td>VSS</td>
<td>101</td>
<td>CB2/NC</td>
<td>102</td>
<td>VSS</td>
<td>167</td>
<td>VSS</td>
<td>168</td>
<td>VSS</td>
<td>233</td>
<td>DQ61</td>
<td>234</td>
<td>VSS</td>
<td>26</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37</td>
<td>DQ15</td>
<td>38</td>
<td>DQ14</td>
<td>103</td>
<td>VSS</td>
<td>104</td>
<td>CB7/NC</td>
<td>169</td>
<td>DQ37</td>
<td>170</td>
<td>DQ36</td>
<td>235</td>
<td>VSS</td>
<td>236</td>
<td>DQ97</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>39</td>
<td>VSS</td>
<td>40</td>
<td>VSS</td>
<td>105</td>
<td>CB3/NC</td>
<td>106</td>
<td>VSS</td>
<td>171</td>
<td>VSS</td>
<td>172</td>
<td>VSS</td>
<td>237</td>
<td>DQ66</td>
<td>238</td>
<td>VSS</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>DQ10</td>
<td>42</td>
<td>DQ11</td>
<td>107</td>
<td>VSS</td>
<td>108</td>
<td>RESET_n</td>
<td>173</td>
<td>DQ33</td>
<td>174</td>
<td>DQ32</td>
<td>239</td>
<td>VSS</td>
<td>240</td>
<td>DQ77_c</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>43</td>
<td>VSS</td>
<td>44</td>
<td>VSS</td>
<td>109</td>
<td>CKE0</td>
<td>110</td>
<td>CK0</td>
<td>175</td>
<td>VSS</td>
<td>176</td>
<td>VSS</td>
<td>241</td>
<td>DMR/n/</td>
<td>242</td>
<td>DQ57_j</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>45</td>
<td>DQ21</td>
<td>46</td>
<td>DQ20</td>
<td>111</td>
<td>VDD</td>
<td>112</td>
<td>VDD</td>
<td>177</td>
<td>DQS4_c</td>
<td>178</td>
<td>DMR/n/DBI4_n</td>
<td>243</td>
<td>VSS</td>
<td>244</td>
<td>VSS</td>
<td>28</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>47</td>
<td>VSS</td>
<td>48</td>
<td>VSS</td>
<td>112</td>
<td>BG1</td>
<td>114</td>
<td>ACT_n</td>
<td>179</td>
<td>DQS4_j</td>
<td>180</td>
<td>VSS</td>
<td>245</td>
<td>DQ62</td>
<td>246</td>
<td>DQ63</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>49</td>
<td>DQ17</td>
<td>50</td>
<td>DQ16</td>
<td>115</td>
<td>BG0</td>
<td>116</td>
<td>ALERT_n</td>
<td>181</td>
<td>VSS</td>
<td>182</td>
<td>DQ07</td>
<td>247</td>
<td>VSS</td>
<td>248</td>
<td>VSS</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>51</td>
<td>VSS</td>
<td>52</td>
<td>VSS</td>
<td>117</td>
<td>VDD</td>
<td>118</td>
<td>VDD</td>
<td>183</td>
<td>DQ38</td>
<td>184</td>
<td>VSS</td>
<td>249</td>
<td>DQ68</td>
<td>250</td>
<td>DQ99</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>53</td>
<td>DQS2_c,</td>
<td>54</td>
<td>DMR/n/DBI2_n</td>
<td>119</td>
<td>A12</td>
<td>120</td>
<td>A11</td>
<td>185</td>
<td>VSS</td>
<td>186</td>
<td>DQ25</td>
<td>251</td>
<td>VSS</td>
<td>252</td>
<td>VSS</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>55</td>
<td>DQS2_j</td>
<td>56</td>
<td>VSS</td>
<td>121</td>
<td>A9</td>
<td>122</td>
<td>A7</td>
<td>187</td>
<td>DQ34</td>
<td>188</td>
<td>VSS</td>
<td>253</td>
<td>SCL</td>
<td>254</td>
<td>SDA</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>57</td>
<td>VSS</td>
<td>58</td>
<td>DQ3</td>
<td>123</td>
<td>VDD</td>
<td>124</td>
<td>VDD</td>
<td>189</td>
<td>VSS</td>
<td>190</td>
<td>DQ45</td>
<td>255</td>
<td>VDD_SD</td>
<td>256</td>
<td>SAD</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>59</td>
<td>DQ23</td>
<td>60</td>
<td>VSS</td>
<td>125</td>
<td>A8</td>
<td>126</td>
<td>A5</td>
<td>191</td>
<td>DQ44</td>
<td>192</td>
<td>VSS</td>
<td>257</td>
<td>VPP</td>
<td>258</td>
<td>VTT</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>61</td>
<td>VSS</td>
<td>62</td>
<td>DQ8</td>
<td>127</td>
<td>A6</td>
<td>128</td>
<td>A4</td>
<td>193</td>
<td>VSS</td>
<td>194</td>
<td>DQ41</td>
<td>259</td>
<td>VPP</td>
<td>260</td>
<td>SA1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>63</td>
<td>DQ19</td>
<td>64</td>
<td>VSS</td>
<td>129</td>
<td>VDD</td>
<td>130</td>
<td>VDD</td>
<td>195</td>
<td>DQ40</td>
<td>196</td>
<td>VSS</td>
<td>197</td>
<td>VSS</td>
<td>198</td>
<td>DQS5_c</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Note:**
1. NC = No Connect, RFU = Reserved for Future Use
2. Address A17 is only valid for 16 Gb in based DIMMs
3. CAS_n is a multiplexed function with A16.
4. CAS_n is a multiplexed function with A16.
5. WE_n is a multiplexed function with A14.
# 6. Architecture

## Pin Definition

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Description</th>
<th>Pin Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ax</td>
<td>SDRAM address bus</td>
<td>SCL</td>
<td>Serial Clock for temperature sensor/SPD EEPROM</td>
</tr>
<tr>
<td>A10/AP</td>
<td>Auto-Precharge</td>
<td>DQx, CBx</td>
<td>Data input/output and check bit input/output</td>
</tr>
<tr>
<td>A12/BO/n</td>
<td>Burst Chip</td>
<td>DM_n/ DBL_n/ TDQS_t (DMU_n, DBLU_n), (DMU_n, DBL_n)</td>
<td>Input data mask and data bus inversion:</td>
</tr>
<tr>
<td>ACT_n</td>
<td>Command Input</td>
<td>SDA</td>
<td>Serial Data</td>
</tr>
<tr>
<td>BAx</td>
<td>Bank Address Inputs</td>
<td>DQS_t, DQS_c, DQSU_t, DQSL_t, DQSL_c</td>
<td>Data strobes:</td>
</tr>
<tr>
<td>BGx</td>
<td>Bank Group Address Inputs</td>
<td>ALERT_n</td>
<td>Alert output</td>
</tr>
<tr>
<td>C0, C1, C2 (RDIMM or LRDIMM only)</td>
<td>Chip ID</td>
<td>EVENT_n</td>
<td>Temperature event</td>
</tr>
<tr>
<td>CKx_t, CKx_c</td>
<td>Clock</td>
<td>TDQS_t, TDQS_c (x8 DRAM-based RDIMM only)</td>
<td>Termination data strobe:</td>
</tr>
<tr>
<td>CKEx</td>
<td>Clock enable</td>
<td>VDD</td>
<td>Module power supply: 1.20V (TYP)</td>
</tr>
<tr>
<td>CSx, n</td>
<td>Chip Select</td>
<td>VPP</td>
<td>DRAM activating power supply: 2.5V – 0.125V / ±0.250V</td>
</tr>
<tr>
<td>ODTx</td>
<td>On-Die Termination</td>
<td>VREFCA</td>
<td>Reference voltage for control, command, and address pins</td>
</tr>
<tr>
<td>Parity</td>
<td>Parity of Command and Address</td>
<td>VSS</td>
<td>Ground</td>
</tr>
<tr>
<td>RAS_n/A10</td>
<td>Command Input</td>
<td>VTT</td>
<td>Power supply for termination of address, command, and control VDD/2</td>
</tr>
<tr>
<td>CAS_n/A15</td>
<td></td>
<td>VDDSPD</td>
<td>Power supply used to power the I2C bus for SPD.</td>
</tr>
<tr>
<td>WE_n/A14</td>
<td>Active LOW asynchronous reset</td>
<td>RFU</td>
<td>Reserved for future use.</td>
</tr>
<tr>
<td>RESET_n</td>
<td></td>
<td>VDDSPD</td>
<td></td>
</tr>
<tr>
<td>SAx</td>
<td>Serial address input</td>
<td>NI</td>
<td>No Connect</td>
</tr>
<tr>
<td>NF</td>
<td>No function</td>
<td>NC</td>
<td>No Connect</td>
</tr>
</tbody>
</table>
7. Function Block Diagram:
- (8GB, 1 Rank 1Gx8 DDR4 SDRAMs)

Note: 1. The ZQ ball on each DDR4 component is connected to an external 240Ω ±1% resistor that is tied to ground. It is used for the calibration of the component’s ODT and output driver.
8. SDRAM Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Rating</th>
<th>Units</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_{OPER}</td>
<td>Operation Temperature</td>
<td>Normal Operating Temp.</td>
<td>-40 to 85</td>
<td>°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Extended Temp.(optional)</td>
<td>85 to 95</td>
<td>°C</td>
</tr>
<tr>
<td>T_{STG}</td>
<td>Storage Temperature</td>
<td></td>
<td>-55 to 100</td>
<td>°C</td>
</tr>
<tr>
<td>V_{IN, V_{OUT}}</td>
<td>Voltage on any pins relative to Vss</td>
<td></td>
<td>-0.3 to +1.5</td>
<td>V</td>
</tr>
<tr>
<td>V_{DD}</td>
<td>Voltage on VDD supply relative to Vss</td>
<td></td>
<td>-0.3 to +1.5</td>
<td>V</td>
</tr>
<tr>
<td>V_{DDQ}</td>
<td>Voltage on VDDQ supply relative to Vss</td>
<td></td>
<td>-0.3 to +1.5</td>
<td>V</td>
</tr>
</tbody>
</table>

**Note:**
1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.
3. Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:
   a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 1X refresh (tREFI to 7.8μs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.
   b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 =0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 =0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.
4. Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ. When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV.
### 9. Module Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Rating</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IN}, V_{OUT}$</td>
<td>Voltage on I/O pins relative to Vss</td>
<td>-0.3 to +1.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{DD}$</td>
<td>Voltage on VDD supply relative to Vss</td>
<td>-0.3 to +1.5</td>
<td>V</td>
<td>1</td>
</tr>
<tr>
<td>$V_{DDQ}$</td>
<td>Voltage on VDDQ supply relative to Vss</td>
<td>-0.3 to +1.5</td>
<td>V</td>
<td>1</td>
</tr>
<tr>
<td>$V_{PP}$</td>
<td>Voltage on VPP supply relative to Vss</td>
<td>-0.3 to +3.0</td>
<td>V</td>
<td>2</td>
</tr>
</tbody>
</table>

**Note:**
1. VDDQ tracks with VDD; VDDQ and VDD are tied together.
2. VPP must be greater than or equal to VDD at all times.
## 10. Operating Condition

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Nom</th>
<th>Max</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>Supply Voltage</td>
<td>1.14</td>
<td>1.2</td>
<td>1.26</td>
<td>V</td>
<td>1</td>
</tr>
<tr>
<td>VPP</td>
<td>DRAM activating power supply</td>
<td>2.375</td>
<td>2.5</td>
<td>2.75</td>
<td>V</td>
<td>2</td>
</tr>
<tr>
<td>VREFCA(DC)</td>
<td>Input reference voltage command/address bus</td>
<td>0.49 x VDD</td>
<td>0.5 x VDD</td>
<td>0.51 x VDD</td>
<td>V</td>
<td>3</td>
</tr>
<tr>
<td>IVTT</td>
<td>Termination reference voltage (DC) – command/address bus</td>
<td>-750</td>
<td>-</td>
<td>750</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>VTT</td>
<td>Termination Voltage</td>
<td>0.49 x VDD - 20mV</td>
<td>0.5 x VDD</td>
<td>0.51 x VDD + 20mV</td>
<td>V</td>
<td>4</td>
</tr>
<tr>
<td>Ii</td>
<td>Input leakage current; any input excluding ZQ;</td>
<td>-2.0</td>
<td>-</td>
<td>2.0</td>
<td>µA</td>
<td>5</td>
</tr>
<tr>
<td></td>
<td>0V &lt; VIN &lt; 1.1V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>II/O</td>
<td>DQ leakage; 0V &lt; Vin &lt; VDD</td>
<td>-4.0</td>
<td>-</td>
<td>4.0</td>
<td>µA</td>
<td>5</td>
</tr>
<tr>
<td>IoZpd</td>
<td>Output leakage current; VOUT = VDD; DQ is disabled</td>
<td>-</td>
<td>-</td>
<td>5.0</td>
<td>µA</td>
<td>5,6</td>
</tr>
<tr>
<td>IoZpu</td>
<td>Output leakage current; VOUT = VSS; DQ and ODT are disabled; ODT is disabled with ODT input HIGH</td>
<td>VREF + 0.125</td>
<td>-</td>
<td>VDDQ + 0.3</td>
<td>µA</td>
<td>1</td>
</tr>
<tr>
<td>IoZpd</td>
<td>VREFCA leakage; VREFCA = VDD/2 (after DRAM is initialized)</td>
<td>-2.0</td>
<td>-</td>
<td>2.0</td>
<td>µA</td>
<td>5</td>
</tr>
</tbody>
</table>

**Note:**

1. VDDQ tracks with VDD; VDDQ and VDD are tied together.
2. VPP must be greater than or equal to VDD at all times.
3. VREFCA must not be greater than 0.6 x VDD. When VDD is less than 500mV, VREF may be less than or equal to 300mV.
4. VTT termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.
5. Multiply by the number of DRAM die on the module.
6. Tied to ground. Not connected to edge connector.
## 11. Operating, Standby, and Refresh Currents

- 8GB ECC SODIMM (1 Rank 1Gx8 DDR4 SDRAMs)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Proposed Conditions</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDD0</td>
<td>Operating One Bank Active-Precharge Current (AL=0) CKE: High; External clock: On; ICK, nRC, nRAS, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between ACT and PRE; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern</td>
<td>279</td>
<td>mA</td>
</tr>
<tr>
<td>IDD0A</td>
<td>Operating One Bank Active-Precharge Current (AL=CL-1) AL = CL-1, Other conditions: see IDD0</td>
<td>306</td>
<td>mA</td>
</tr>
<tr>
<td>IDD1</td>
<td>Operating One Bank Active-Read-Precharge Current (AL=0) CKE: High; External clock: On; ICK, nRC, nRAS, nRCD, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between ACT, RD and PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data IO: partially toggling; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern</td>
<td>405</td>
<td>mA</td>
</tr>
<tr>
<td>IDD1A</td>
<td>Operating One Bank Active-Read-Precharge Current (AL=CL-1) AL = CL-1, Other conditions: see IDD1</td>
<td>432</td>
<td>mA</td>
</tr>
<tr>
<td>IDD2N</td>
<td>Precharge Standby Current (AL=0) CKE: High; External clock: On; ICK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern</td>
<td>207</td>
<td>mA</td>
</tr>
<tr>
<td>IDD2NA</td>
<td>Precharge Standby Current (AL=CL-1) AL = CL-1, Other conditions: see IDD2N</td>
<td>234</td>
<td>mA</td>
</tr>
</tbody>
</table>
| IDD2NT | Precharge Standby ODT Current  
CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VSSQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: toggling according; Pattern Details: Refer to Component Datasheet for detail pattern. | 234 | 27 | mA |

| IDD2NL | Precharge Standby Current with CAL enabled  
Same definition like for IDD2N, CAL enabled3 | 153 | 27 | mA |

| IDD2NG | Precharge Standby Current with Gear Down mode enabled  
Same definition like for IDD2N, Gear Down mode enabled3 | 207 | 27 | mA |

| IDD2ND | Precharge Standby Current with DLL disabled  
Same definition like for IDD2N, DLL disabled3 | 189 | 27 | mA |

| IDD2N_par | Precharge Standby Current with CA parity enabled  
Same definition like for IDD2N, CA parity enabled3 | 216 | 27 | mA |

| IDD2P | Precharge Power-Down Current  
CKE: Low; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0 | 144 | 27 | mA |

| IDD2Q | Precharge Quiet Standby Current  
CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0 | 189 | 27 | mA |

| IDD3N | Active Standby Current  
CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern | 324 | 27 | mA |
<table>
<thead>
<tr>
<th>IDD3N</th>
<th>Active Standby Current (AL=CL-1)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>AL = CL-1, Other conditions: see IDD3N</td>
</tr>
<tr>
<td></td>
<td>342</td>
</tr>
<tr>
<td>IDD3P</td>
<td>Active Power-Down Current</td>
</tr>
<tr>
<td></td>
<td>CKE: Low; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0</td>
</tr>
<tr>
<td></td>
<td>198</td>
</tr>
<tr>
<td>IDD4R</td>
<td>Operating Burst Read Current</td>
</tr>
<tr>
<td></td>
<td>CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 82; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless read data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern</td>
</tr>
<tr>
<td></td>
<td>963</td>
</tr>
<tr>
<td>IDD4RA</td>
<td>Operating Burst Read Current (AL=CL-1)</td>
</tr>
<tr>
<td></td>
<td>AL = CL-1, Other conditions: see IDD4R</td>
</tr>
<tr>
<td></td>
<td>999</td>
</tr>
<tr>
<td>IDD4RB</td>
<td>Operating Burst Read Current with Read DBI</td>
</tr>
<tr>
<td></td>
<td>Read DBI enabled3, Other conditions: see IDD4R</td>
</tr>
<tr>
<td></td>
<td>981</td>
</tr>
<tr>
<td>IDD4W</td>
<td>Operating Burst Write Current</td>
</tr>
<tr>
<td></td>
<td>CKE: High; External clock: On; tCK, CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: seamless write data burst with different data between one burst and the next one according ; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,... ; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at HIGH; Pattern Details: Refer to Component Datasheet for detail pattern</td>
</tr>
<tr>
<td></td>
<td>801</td>
</tr>
<tr>
<td>IDD4WA</td>
<td>Operating Burst Write Current (AL=CL-1)</td>
</tr>
<tr>
<td></td>
<td>AL = CL-1, Other conditions: see IDD4W</td>
</tr>
<tr>
<td></td>
<td>846</td>
</tr>
<tr>
<td>IDD4WB</td>
<td>Operating Burst Write Current with Write DBI</td>
</tr>
<tr>
<td></td>
<td>Write DBI enabled3, Other conditions: see IDD4W</td>
</tr>
<tr>
<td></td>
<td>810</td>
</tr>
<tr>
<td>IDD4WC</td>
<td>Operating Burst Write Current with Write CRC</td>
</tr>
<tr>
<td>---------</td>
<td>---------------------------------------------------------------------------------</td>
</tr>
<tr>
<td></td>
<td>Write CRC enabled, Other conditions: see IDD4W</td>
</tr>
<tr>
<td>IDD4W_par</td>
<td>Operating Burst Write Current with CA Parity</td>
</tr>
<tr>
<td></td>
<td>CA Parity enabled, Other conditions: see IDD4W</td>
</tr>
<tr>
<td>IDD5B</td>
<td>Burst Refresh Current (1X REF)</td>
</tr>
<tr>
<td></td>
<td>CKE: High; External clock: On; tCK, CL, nRFC: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n: High between</td>
</tr>
<tr>
<td></td>
<td>REF: Command, Address, Bank Group Address, Bank Address Inputs: partially toggling ; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component Datasheet for detail pattern</td>
</tr>
<tr>
<td>IDD5F2</td>
<td>Burst Refresh Current (2X REF)</td>
</tr>
<tr>
<td></td>
<td>tRFC=tRFC_x2, Other conditions: see IDD5B</td>
</tr>
<tr>
<td>IDD5F4</td>
<td>Burst Refresh Current (4X REF)</td>
</tr>
<tr>
<td></td>
<td>tRFC=tRFC_x4, Other conditions: see IDD5B</td>
</tr>
<tr>
<td>IDD6N</td>
<td>Self Refresh Current: Normal Temperature Range</td>
</tr>
<tr>
<td></td>
<td>TCASE: 0 - 85°C; Low Power Array Self Refresh (LP ASR) : Normal4; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n#: Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MIDLEVEL</td>
</tr>
<tr>
<td>IDD6E</td>
<td>Self-Refresh Current: Extended Temperature Range</td>
</tr>
<tr>
<td></td>
<td>TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR) : Extended4; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: Refer to Component Datasheet for detail pattern; BL: 81; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers2; ODT Signal: MID-LEVEL</td>
</tr>
<tr>
<td>Product Code</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>DDR4 ECC SODIMM W/T sorting</td>
<td><strong>Self-Refresh Current: Reduced Temperature Range</strong></td>
</tr>
<tr>
<td></td>
<td>TCASE: 0 - 45 °C; Low Power Array Self Refresh (LP ASR): Reduced4; CKE:</td>
</tr>
<tr>
<td></td>
<td>Low; External clock: Off; CK_t and CK_c#: LOW; CL: see</td>
</tr>
<tr>
<td></td>
<td>Table 34 on page 37; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group</td>
</tr>
<tr>
<td></td>
<td>Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity:</td>
</tr>
<tr>
<td></td>
<td>Extended Temperature Self-Refresh operation; Output Buffer and RTT:</td>
</tr>
<tr>
<td></td>
<td>Enabled in Mode Registers2; ODT Signal: MIDLEVEL</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DDR4 ECC SODIMM W/T sorting</td>
<td><strong>Auto Self-Refresh Current</strong></td>
</tr>
<tr>
<td></td>
<td>TCASE: 0 - 95°C; Low Power Array Self Refresh (LP ASR): Auto4; CKE: Low;</td>
</tr>
<tr>
<td></td>
<td>External clock: Off; CK_t and CK_c#: LOW; CL: see</td>
</tr>
<tr>
<td></td>
<td>Table 34 on page 37; BL: 81; AL: 0; CS_n#, Command, Address, Bank Group</td>
</tr>
<tr>
<td></td>
<td>Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity:</td>
</tr>
<tr>
<td></td>
<td>Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode</td>
</tr>
<tr>
<td></td>
<td>Registers2; ODT Signal: MID-LEVEL</td>
</tr>
<tr>
<td>DDR4 ECC SODIMM W/T sorting</td>
<td><strong>Operating Bank Interleave Read Current</strong></td>
</tr>
<tr>
<td></td>
<td>CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL:</td>
</tr>
<tr>
<td></td>
<td>Refer to Component Datasheet for detail pattern; BL: 81; AL: CL-1;</td>
</tr>
<tr>
<td></td>
<td>CS_n: High between ACT and RDA; Command, Address, Bank Group Address,</td>
</tr>
<tr>
<td></td>
<td>Bank Address Inputs: partially toggling; DataIO: read data bursts with</td>
</tr>
<tr>
<td></td>
<td>different data between one burst and the next one; DM_n: stable at 1;</td>
</tr>
<tr>
<td></td>
<td>Bank Activity: two times interleaved cycling through banks (0, 1, ...7)</td>
</tr>
<tr>
<td></td>
<td>with different addressing; Output Buffer and RTT: Enabled in Mode</td>
</tr>
<tr>
<td></td>
<td>Registers2; ODT Signal: stable at 0; Pattern Details: Refer to Component</td>
</tr>
<tr>
<td></td>
<td>Datasheet for detail pattern</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>DDR4 ECC SODIMM W/T sorting</td>
<td><strong>Maximum Power Down Current TBD</strong></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**IDD6R** and **IDD6A** values are in mA (milliampere). **IDD7** and **IDD8** values are in µA (microampere).
12. PACKAGE DIMENSION

- (8GB, 1 Rank 1Gx8 DDR4 base ECC SODIMM)

Note: All dimensions are in millimeters (mils) and should be kept within a tolerance of ±0.15 (6), unless otherwise specified.
13. RoHS Declaration

RoHS 自我宣告書 (RoHS Declaration of Conformity)

Manufacturer Product: All Innodisk EM Flash and Dram products

一、宜鼎國際股份有限公司（以下稱本公司）將承諾售予貴公司之所有產品，皆符合歐盟 2011/65/EU 關於 RoHS 之規範要求。

Innodisk Corporation declares that all products sold to the company, are complied with European Union RoHS Directive (2011/65/EU) requirement.

二、本公司同意因本保證書或與本保證書相關事宜所生爭議時，應雙方友好協商，達成協議。

Innodisk Corporation agrees that both parties shall settle any dispute arising from or in connection with this Declaration of Conformity by friendly negotiations.

<table>
<thead>
<tr>
<th>Name of hazardous substance</th>
<th>Limited of RoHS</th>
<th>ppm (mg/kg)</th>
</tr>
</thead>
<tbody>
<tr>
<td>鋅 (Pb)</td>
<td></td>
<td>&lt; 1000 ppm</td>
</tr>
<tr>
<td>鉛 (Sn)</td>
<td></td>
<td>&lt; 1000 ppm</td>
</tr>
<tr>
<td>鎵 (Cd)</td>
<td></td>
<td>&lt; 100 ppm</td>
</tr>
<tr>
<td>六價鉻 (Cr 6+)</td>
<td></td>
<td>&lt; 1000 ppm</td>
</tr>
<tr>
<td>多溴聯苯 (PBBS)</td>
<td></td>
<td>&lt; 1000 ppm</td>
</tr>
<tr>
<td>多溴聯苯醚 (PBDEs)</td>
<td></td>
<td>&lt; 1000 ppm</td>
</tr>
</tbody>
</table>

立保證人 (Guarantor)

Company name: Innodisk Corporation

Company Representative: Randy Chien

Company Representative Title: Chairman

Date: 2016 / 08 / 04
## Revision Log

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Modification</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1</td>
<td>25&lt;sup&gt;th&lt;/sup&gt; April 2017</td>
<td>Preliminary Edition</td>
</tr>
<tr>
<td>1.0</td>
<td>25&lt;sup&gt;th&lt;/sup&gt; April 2017</td>
<td>Official Released</td>
</tr>
</tbody>
</table>