

**RM-N95**  
**SMARC 2.1.1 CPU Module**  
**with NXP i.MX95 Cortex-A55**  
**and Neutron NPU**

**User's Manual**

Ver. 1.0  
December 2025



## Copyright

© 2025 IBASE Technology, Inc. All rights reserved.

No part of this publication may be reproduced, copied, stored in a retrieval system, translated into any language or transmitted in any form or by any means, including electronic, mechanical, photocopying, or otherwise, without the prior written consent of IBASE Technology, Inc. (hereinafter referred to as "IBASE").

## Disclaimer

IBASE reserves the right to make changes and improvements to the products described in this document without prior notice. Every effort has been made to ensure the information in the document is correct; however, IBASE does not guarantee that this document is error-free.

IBASE assumes no liability for incidental or consequential damages arising from misuse or inability to use the product or the information contained herein, and for any infringements of rights of third parties, which may result from its use.

## Trademarks

All the trademarks, registrations and brands mentioned herein are used for identification purposes only and may be trademarks and/or registered trademarks of their respective owners. Arm® and Cortex® are registered trademarks of Arm Limited.

## Compliance

### CE

The product described in this manual complies with all applicable European Union (CE) directives if it has a CE marking. For systems to remain CE compliant, only CE-compliant parts may be used. Maintaining CE compliance also requires proper cables and cabling techniques.

### FCC

This product has been tested and found to comply with the limits for a Class B device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with manufacturer's instructions, may cause harmful interference to radio communications.

### WEEE



This product must not be disposed of as normal household waste, in accordance with the EU directive for waste electrical and electronic equipment (WEEE - 2012/19/EU). Instead, it should be disposed of by returning it to a municipal recycling collection point. Check local regulations for disposal of electronic products.

## Green IBASE



This product complies with RoHS 2 restrictions, which prohibit the use of certain hazardous substances in electrical and electronic equipment. The following substances must not exceed the specified concentrations:

- Hexavalent chromium: 1,000 ppm
- Poly-brominated biphenyls (PBBs): 1,000 ppm
- Poly-brominated diphenyl ethers (PBDEs): 1,000 ppm
- Cadmium: 100 ppm
- Mercury: 1,000 ppm
- Lead: 1,000 ppm
- Bis(2-ethylhexyl) phthalate (DEHP): 1,000 ppm
- Butyl benzyl phthalate (BBP): 1,000 ppm
- Dibutyl phthalate (DBP): 1,000 ppm
- Diisobutyl phthalate (DIBP): 1,000 ppm

## Important Handling and Safety Information

Carefully read the following handling and integration safety information before installing or operating the RM-N95 module.

### System Integration Notice

- The RM-N95 module is intended for integration into a custom or standard SMARC 2.1.1 carrier board.
- Do not power or operate the module independently. Always ensure the carrier board design complies with SMARC electrical, mechanical, and thermal specifications.

### Handling Precautions

- Handle the module only in an ESD-protected environment.
- Avoid mechanical shock, bending, or flexing of the PCB.
- Store the module in an anti-static bag when not in use.
- Avoid touching connector fingers or exposed components.
- The RM-N95 is a sealed PCB assembly; do not disassemble, rework, or modify components unless authorized by the manufacturer.

### Power Safety

- The supply voltage to the module must follow SMARC 2.1.1 specifications (typically 3.3 V and/or 5 V provided from the carrier).
- Always verify correct polarity and stable power rails before power-on.
- Do not insert or remove the module while the carrier board is powered.

## Warranty Policy

IBASE warrants its RM-N95 SMARC module against defects in materials and workmanship for a period of 24 months from the date of shipment. If the shipment date is unavailable, the serial number will be used to determine the approximate manufacturing date.

Third-party components supplied with or integrated into the module (e.g., memory, storage devices, power adapters, or display panels) carry a 12-month warranty, or as defined by their respective manufacturers.

The warranty does not apply to products that have been:

- Damaged by accident, misuse, or improper installation
- Modified, repaired, or reworked without IBASE authorization
- Operated outside of rated electrical or environmental conditions

Out-of-warranty repairs may be performed at customer expense, including shipping and handling costs.

## Technical Support & RMA Service

For product updates, technical assistance, or documentation, please visit the IBASE website: <https://www.ibase.com.tw>

If technical support is required, please contact your IBASE representative and provide the following information:

- Product model name and serial number
- Description of the issue and steps to reproduce it
- Firmware or operating system version
- Connected peripherals and configuration details
- Any error logs, console output, or screenshots (if available)

For repair or replacement service, please obtain a Return Material Authorization (RMA) number through the IBASE website before returning any product.

# Table of Contents

---

<b>Chapter 1</b>	<b>General Information.....</b>	<b>1</b>
1.1	Introduction .....	2
1.2	Features.....	2
1.3	Specifications.....	3
1.4	Product View.....	5
1.5	Dimensions .....	5
<b>Chapter 2</b>	<b>Hardware Configuration .....</b>	<b>6</b>
2.1	Block Diagram.....	7
2.2	Boot Mode Selection .....	7
2.3	Module Outline.....	8
2.4	Carrier Board Connector PCB Footprint.....	8
2.5	Module Pin Assignments.....	9
2.6	Signal Direction and Type Definitions.....	12
<b>Chapter 3</b>	<b>Software Setup.....</b>	<b>21</b>
3.1	Firmware Installation via USB .....	22
3.1.1	Entering Download Mode .....	22
3.1.2	Flashing the Yocto Image .....	23
3.2	Firmware Installation via microSD Card .....	24
3.2.1	Booting from the SD Card.....	24
3.2.2	Upgrading Firmware via USB Flash Drive.....	24
<b>Appendix</b>	<b>.....</b>	<b>27</b>
A.	RP-113 Dimensions .....	28
B.	RP-113 I/O View .....	29

# Chapter 1

## General Information

The information provided in this chapter includes:

- Features
- Specifications
- Product View
- Dimensions

## 1.1 Introduction

The RM-N95 is a SMARC 2.1.1 Computer-on-Module (COM) based on the NXP® i.MX 95 processor, featuring six Arm® Cortex®-A55 cores with integrated Cortex-M7 and Cortex-M33 cores for real-time and secure processing. It includes a Neutron™ NPU delivering up to 2.0 TOPS for AI acceleration. The module integrates 8 GB LPDDR5 memory, 16 GB eMMC storage (expandable to 256 GB), and supports HDMI, dual-channel LVDS, optional 4-lane MIPI-DSI, dual Gigabit Ethernet with 10-GbE, USB 3.0 Type-C, USB 2.0, and dual PCIe® 3.0 interfaces. Designed for industrial applications, the RM-N95 complies with the SMARC 2.1.1 (82 × 50 mm) form factor, is validated with Yocto, and supports operating temperatures from -40 °C to +85 °C.

## 1.2 Features

- 6x Arm Cortex-A55, 1x Cortex-M33 and 1x Cortex-M7
- Neutron NPU 2.0 TOPS
- Onboard 8GB LPDDR5, 16GB eMMC (expandable to 256GB)
- 1x HDMI, 1x Dual-channel LVDS, 1x 4 lane MIPI-DSI (optional)
- 1x 10 GbE, 2x Gigabit LAN, 1x USB 3.0 Type-C, 1x USB 2.0, 2x PCI-E 3.0 x1 lanes
- TPM 2.0 Security, EdgeLock Secure Enclave
- Validated with Yocto5
- Wide-range operating temperature from -40°C to +85°C


### 1.3 Specifications

<b>Product Name</b>	RM-N95
<b>Form Factor</b>	SMARC™ 2.1.1 - 82 mm × 50 mm
<b>Processor</b>	NXP i.MX95 with Cortex-A55, six cores, 2.0 GHz (industrial grade); supports 64-bit Arm® v8.2 architecture
<b>System Memory</b>	8GB LPDDR5 6400 MT/s onboard (optional 4 GB or 16 GB)
<b>Neural Processing Unit (NPU)</b>	Up to 2.0 TOPS AI performance
<b>Display</b>	<ul style="list-style-type: none"> <li>• 1x 4-lane MIPI-DSI (4kp30 or 3840 x 1440p60, BOM selectable)</li> <li>• 1x 8-lane or 2x 4-lane LVDS (up to 1080p or 1920 x 1200 or dual 720P)</li> <li>• 1x HDMI interface (up to 4kp30 or 3840 x 1440p60)</li> </ul>
<b>Video Processing Unit</b>	<ul style="list-style-type: none"> <li>• Decoder: H.265, H.264, 4Kp30</li> <li>• Encoder: H.265, H.264, 4Kp30</li> </ul>
<b>Graphics</b>	<p>Arm Mali-G310 V2 Graphics Processing Unit (GPU)</p> <ul style="list-style-type: none"> <li>• 3D GPU supporting 50 GFLOPs FP32</li> <li>• OpenGL® ES 3.2</li> <li>• Vulkan® 1.3</li> <li>• OpenCL 3.0</li> </ul>
<b>I/O Ports</b>	
<b>Audio Interface</b>	2x I2S
<b>USB</b>	<ul style="list-style-type: none"> <li>• 1x USB 3.0 Type-C with PHY</li> <li>• 1x USB 2.0 with PHY</li> </ul>
<b>Image Capture Interface</b>	<ul style="list-style-type: none"> <li>• 1x MIPI CSI-2 2-Lane (BOM selectable)</li> <li>• 1x MIPI CSI-2 4-Lane</li> </ul>
<b>Serial Interface</b>	<ul style="list-style-type: none"> <li>• 2x 4-wire UART and 2x 2-wire UART</li> <li>• 1x SPI interface</li> <li>• 1x XSPI interface</li> </ul>
<b>Media Interface</b>	1x 4-bit high-speed SDIO
<b>PCI-E</b>	2x PCI-E 3.0 x1 lanes
<b>GPIO</b>	14x GPIO
<b>I<sup>2</sup>C</b>	4x I <sup>2</sup> C
<b>Others</b>	<ul style="list-style-type: none"> <li>• Security: TPM 2.0</li> <li>• RTC: Yes</li> <li>• Watchdog timer: 1~6553s, power on/off 4s</li> <li>• 1x Green LED for power status</li> </ul>
<b>CAN Bus</b>	2x CAN FD
<b>OS Support</b>	Yocto 5.0 (other OS by request)
<b>Certification</b>	CE / FCC Class B


<b>Dimensions</b>	
<b>PCB Dimensions</b>	8-layer PCB Board: 82mm x 50mm (3.23" x 1.97") Max component height -Top Side: 3.0mm -Bottom Side: 1.3mm Thickness: 1.2mm -Golden Finger: 45° chamfer (0.18mm)
<b>Environment</b>	
<b>Temperature</b>	Operating: -40°C to +85°C (Industrial grade, with heat-sink) Storage: -40°C to 85°C(-40°F~185°F)
<b>Relative Humidity</b>	0 % to 90 % RH at 60° C (non-condensing)

All specifications are subject to change without prior notice.

## 1.4 Product View



## 1.5 Dimensions



Unit: mm


## Chapter 2

# Hardware Configuration


This section contains general information about:

- Block Diagram
- Boot Mode Selection
- Module Outline
- Carrier Board Connector PCB Footprint
- Module Pin Assignments
- Signal Direction and Type Definitions

## 2.1 Block Diagram



## 2.2 Boot Mode Selection



Mode	Signal Name	
	SW1_1-4	SW1_2-3
Normal Boot	ON	OFF
SD Boot	ON	ON
USB Download	OFF	ON



## 2.5 Module Pin Assignments

Pin	Assignment	Pin	Assignment
P1	SMB_ALT_B/GPIO5_06/BT_RESET	S1	I2C3_SCL
P2	GND	S2	I2C3_SDA
P3	CSI_CKP	S3	GND
P4	CSI_CKN	S4	NC
P5	ETH1_1588PPS_OUT	S5	I2C1_SCL
P6	ETH0_1588PPS_OUT	S6	CLK01_CSI_MCLK
P7	CSI1_DP0	S7	I2C1_SDA
P8	CSI1_DN0	S8	CSI0_CKP
P9	GND	S9	CSI0_CKN
P10	CSI1_DP1	S10	GND
P11	CSI1_DN1	S11	CSI0_DP0
P12	GND	S12	CSI0_DN0
P13	CSI1_DP2	S13	GND
P14	CSI1_DN2	S14	CSI0_DP1
P15	GND	S15	CSI0_DN1
P16	CSI1_DP3	S16	GND
P17	CSI1_DN3	S17	GBE1_TRXP0
P18	GND	S18	GBE1_TRXN0
P19	GBE0_TRXN3	S19	GBE1_LED_10_100
P20	GBE0_TRXP3	S20	GBE1_TRXP1
P21	GBE0_LED_10_100	S21	GBE1_TRXN1
P22	GBE0_LED_1000	S22	GBE1_LED_1000
P23	GBE0_TRXN2	S23	GBE1_TRXP2
P24	GBE0_TRXP2	S24	GBE1_TRXN2
P25	GBE0_LED_ACT	S25	GND
P26	GBE0_TRXN1	S26	GBE1_TRXP3
P27	GBE0_TRXP1	S27	GBE1_TRXN3
P28	NC	S28	NC
P29	GBE0_TRXN0	S29	NC
P30	GBE0_TRXP0	S30	NC
P31	NC	S31	GBE1_LED_ACT
P32	GND	S32	NC
P33	NC	S33	NC
P34	SD2_CMD	S34	GND
P35	SD2_CD_B	S35	NC
P36	SD2_CLK	S36	NC
P37	SD2_RESET_B	S37	USB_OTG2_VBUS_DET
P38	GND	S38	AP_CODEC_MCLK
P39	SD2_DATA0	S39	SAI1_TXFS
P40	SD2_DATA1	S40	SAI1_TXD
P41	SD2_DATA2	S41	SAI1_RXD
P42	SD2_DATA3	S42	SAI1_TXC

Pin	Assignment	Pin	Assignment
P43	SPI4_SS0	S43	GPIO5_08/XSPI_DQS
P44	SPI4_SCLK	S44	NC
P45	SPI4_MOSI	S45	NC
P46	SPI4_MISO	S46	NC
P47	GND	S47	GND
P48	NC	S48	I2C3_SCL
P49	NC	S49	I2C3_SDA
P50	GND	S50	HDA_SAI3_TXFS
P51	NC	S51	HDA_SAI3_TXD
P52	NC	S52	HDA_SAI3_RXD
P53	GND	S53	HDA_SAI3_TXC
P54	GPIO5_10/XSPI_SS0	S54	SATA_ACT_B/GPIO3_20/SD3_CLK
P55	GPIO5_11/XSPI_SS1	S55	NC
P56	GPIO5_09/XSPI_SCLK	S56	GPIO5_02/XSPI_DATA2
P57	GPIO5_01/XSPI_DATA1	S57	GPIO5_03/XSPI_DATA3
P58	GPIO5_00/XSPI_DATA0	S58	GPIO5_07/XSPI_RST_B
P59	GND	S59	NC
P60	USB1_DP	S60	NC
P61	USB1_DN	S61	GND
P62	GPIO5_04/USBOTG1_OC_B	S62	USB2_TXP
P63	USB_OTG1_VBUS_DET	S63	USB2_TXN
P64	GPIO2_18/USBOTG1_ID	S64	GND
P65	NC	S65	USB2_RXP
P66	NC	S66	USB2_RXN
P67	NC	S67	GND
P68	GND	S68	USB2_DP
P69	NC	S69	USB2_DN
P70	NC	S70	GND
P71	GPIO5_05/USBOTG1_PWR	S71	USB1_TXP
P72	ENET_MDC	S72	USB1_TXN
P73	ENET_MDIO	S73	GND
P74	NC	S74	USB1_RXP
P75	GPIO3_30/PCIe1_RST_B	S75	USB1_RXN
P76	NC	S76	P20/PCIe2_RST_B
P77	PCIe2_CLKREQ_B	S77	P21/ETH_RST_B
P78	PCIe1_CLKREQ_B	S78	ETH_RX0_P
P79	GND	S79	ETH_RX0_N
P80	ETH_CLKIN_P	S80	GND
P81	ETH_CLKIN_N	S81	ETH_TX0_P
P82	GND	S82	ETH_TX0_N
P83	PCIe1_CLKIN_P	S83	GND
P84	PCIe1_CLKIN_N	S84	PCIe2_CLKIN_P
P85	GND	S85	PCIe2_CLKIN_N
P86	PCIe1_RX0_P	S86	GND

Pin	Assignment	Pin	Assignment
P87	PCle1_RX0_N	S87	PCle2_RX0_P
P88	GND	S88	PCle2_RX0_N
P89	PCle1_TX0_P	S89	GND
P90	PCle1_TX0_N	S90	PCle2_TX0_P
P91	GND	S91	PCle2_TX0_N
P92	HDMI_TX2_P	S92	GND
P93	HDMI_TX2_N	S93	NC
P94	GND	S94	NC
P95	HDMI_TX1_P	S95	NC
P96	HDMI_TX1_N	S96	NC
P97	GND	S97	NC
P98	HDMI_TX0_P	S98	NC
P99	HDMI_TX0_N	S99	NC
P100	GND	S100	NC
P101	HDMI_TXC_P	S101	GND
P102	HDMI_TXC_N	S102	NC
P103	GND	S103	NC
P104	HDMI_HPD	S104	P07/USBOTG2_ID
P105	HDMI_CTRL_CK	S105	NC
P106	HDMI_CTRL_DAT	S106	NC
P107	HDMI_CEC_A	S107	GPIO1_08/LVDS_BL_PWEN
P108	P15/CSI0_PWEN_B	S108	LVDS1_CLK_P
P109	GPIO2_14/CSI1_PWEN_B	S109	LVDS1_CLK_N
P110	P14/CSI0_RST_B	S110	GND
P111	GPIO2_15/CSI1_RST_B	S111	LVDS1_TX0_P
P112	P13/HDA_RST_B/BT_H_WAKE_B	S112	LVDS1_TX0_N
P113	GPIO2_13/PWM3_OUT	S113	NC
P114	TACHIN/GPIO3_29/WIFI_REGON	S114	LVDS1_TX1_P
P115	P06/CODEC_INT_B	S115	LVDS1_TX1_N
P116	P05/WIFI_WAKE_B	S116	GPIO1_09/LVDS_EN
P117	P00/TP_INT_B	S117	LVDS1_TX2_P
P118	P11/TP_RST_B	S118	LVDS1_TX2_N
P119	P12/TP_EN_B	S119	GND
P120	GND	S120	LVDS1_TX3_P
P121	I2C4_SCL	S121	LVDS1_TX3_N
P122	I2C4_SDA	S122	GPIO4_28/LVDS_BL_PWM
P123	BOOT_MODE0	S123	P10_GPIO13
P124	BOOT_MODE1	S124	GND
P125	BOOT_MODE2	S125	DSI/LVDS0_TX0_P
P126	RESET_OUT_B	S126	DSI/LVDS0_TX0_N
P127	RESET_IN_B	S127	GPIO1_10/LCD_BL_PWEN
P128	ONOFF_B	S128	DSI/LVDS0_TX1_P
P129	UART6_TXD	S129	DSI/LVDS0_TX1_N
P130	UART6_RXD	S130	GND

Pin	Assignment	Pin	Assignment
P131	UART6_RTS	S131	DSI/LVDS0_TX2_P
P132	UART6_CTS	S132	DSI/LVDS0_TX2_N
P133	GND	S133	GPIO3_31/LCD_EN
P134	UART1_TXD	S134	DSI/LVDS0_CLK_P
P135	UART1_RXD	S135	DSI/LVDS0_CLK_N
P136	UART7_TXD	S136	GND
P137	UART7_RXD	S137	DSI/LVDS0_TX3_P
P138	UART7_CTS	S138	DSI/LVDS0_TX3_N
P139	UART7_RTS	S139	I2C4_SCL
P140	UART2_TXD	S140	I2C4_SDA
P141	UART2_RXD	S141	GPIO5_27/LCD_BL_PWM
P142	GND	S142	P16/GPIO12
P143	CAN3_TX	S143	GND
P144	CAN3_RX	S144	NC
P145	CAN5_TX	S145	WDOG1_OUTPUT_B
P146	CAN5_RX	S146	PCIe_WAKE_B/GPIO3_24/SD3_DATA2
P147	VMAIN	S147	LI_CELL
P148	VMAIN	S148	LID_B/GPIO3_21/SD3_CMD
P149	VMAIN	S149	SLEEP_B/GPIO3_25/SD3_DATA3
P150	VMAIN	S150	VIN_PWR_BAD_B
P151	VMAIN	S151	CHARGING_B/GPIO3_22/SD3_DATA0
P152	VMAIN	S152	CHR_PRSN_T_B/GPIO3_28/BT_WAKE_B
P153	VMAIN	S153	SYSTEM_STBY_B
P154	VMAIN	S154	P23/PWR_ON
P155	VMAIN	S155	F_RECOV_B/GPIO3_23/SD3_DATA1
P156	VMAIN	S156	BATLOW_B/GPIO2_12/WIFI_CK
		S157	NC
		S158	GND

## 2.6 Signal Direction and Type Definitions

Pin	Signal Name	Description	I/O Type	I/O Level	PU / PD	Comments
P1	SMB_ALT_B/GPIO5_06/BT_RESET	SMBus Interrupt Signal	I CMOS	1.8V		
P2	GND	Ground	Analog	Ground	-	
P3	CSI1_CKP	CSI1 differential clock input	I D-PHY	-	-	
P4	CSI1_CKN					
P5	ETH1_1588PPS_OUT	IEEE 1588 Trigger Signal for Hardware Implementation of PTP	I/O CMOS	1.8V		
P6	ETH0_1588PPS_OUT					
P7	CSI1_DP0	CSI1 differential input	I D-PHY	-	-	
P8	CSI1_DN0					
P9	GND	Ground	Analog	Ground	-	
P10	CSI1_DP1	CSI1 differential input	I D-PHY	-	-	
P11	CSI1_DN1					
P12	GND	Ground	Analog	Ground	-	

Pin	Signal Name	Description	I/O Type	I/O Level	PU / PD	Comments
P13	CSI1_DP2	CSI1 differential input	I D-PHY	-	-	
P14	CSI1_DN2					
P15	GND	Ground	Analog	Ground	-	
P16	CSI1_DP3	CSI1 differential input	I D-PHY	-	-	
P17	CSI1_DN3					
P18	GND	Ground	Analog	Ground	-	
P19	GBE0_TRXN3	GBE0 Differential Pair Signals for External Transformer	I/O GBE MDI	-	-	
P20	GBE0_TRXP3					
P21	GBE0_LED_10_100	GBE0 lower link speed LED	O CMOS	3.3V	-	
P22	GBE0_LED_1000	GBE0 maximum link speed LED	O CMOS	3.3V	-	
P23	GBE0_TRXN2	GBE0 Differential Pair Signals for External Transformer	I/O GBE MDI	-	-	
P24	GBE0_TRXP2					
P25	GBE0_LED_ACT	Link/Activity Indication LED	O CMOS	3.3V	-	
P26	GBE0_TRXN1	GBE0 Differential Pair Signals for External Transformer	I/O GBE MDI	-	-	
P27	GBE0_TRXP1					
P28	NC	Not Connect	-	-	-	
P29	GBE0_TRXN0	GBE0 Differential Pair Signals for External Transformer	I/O GBE MDI	-	-	
P30	GBE0_TRXP0					
P31	NC	Not Connect	-	-	-	
P32	GND	Ground	Analog	Ground	-	
P33	NC	Not Connect	-	-	-	
P34	SD2_CMD	SDIO Command/Response	I/O CMOS	1.8/3.3V	PU 10k	
P35	SD2_CD_B	SDIO Card Detect	I/O CMOS	1.8/3.3V	-	
P36	SD2_CLK	SDIO Clock	I/O CMOS	1.8/3.3V	-	
P37	SD2_RESET_B	SDIO Power Enable	I/O CMOS	1.8/3.3V	-	
P38	GND	Ground	Analog	Ground	-	
P39	SD2_DATA0	SDIO Data lines	I/O CMOS	1.8/3.3V	-	
P40	SD2_DATA1					
P41	SD2_DATA2					
P42	SD2_DATA3					
P43	SPI4_SS0	SPI4 Master Chip Select 0	O CMOS	1.8V	-	
P44	SPI4_SCLK	SPI4 Clock	O CMOS	1.8V	-	
P45	SPI4_MOSI	SPI4 Master input/Slave output	I CMOS	1.8V	-	
P46	SPI4_MISO	SPI4 Master output/Slave input	O CMOS	1.8V	-	
P47	GND	Ground	Analog	Ground	-	
P48	NC	Not Connect	-	-	-	
P49	NC	Not Connect	-	-	-	
P50	GND	Ground	Analog	Ground	-	
P51	NC	Not Connect	-	-	-	
P52	NC	Not Connect	-	-	-	
P53	GND	Ground	Analog	Ground	-	
P54	GPIO5_10/XSPI_SS0	XSPI Master Chip Select 0	O CMOS	1.8V	-	
P55	GPIO5_11/XSPI_SS1	XSPI Master Chip Select 1	O CMOS	1.8V	-	
P56	GPIO5_09/XSPI_SCLK	XSPI Clock	O CMOS	1.8V	-	

Pin	Signal Name	Description	I/O Type	I/O Level	PU / PD	Comments
P57	GPIO5_01/XSPI_DATA1	XSPI Master Data Input / Output 1	I/O CMOS	1.8V	-	
P58	GPIO5_00/XSPI_DATA0	XSPI Master Data Input / Output 0	I/O CMOS	1.8V	-	
P59	GND	Ground	Analog	Ground	-	
P60	USB1_DP	USB Differential Data Pairs for Port 1	I/O USB	USB	-	
P61	USB1_DN					
P62	GPIO5_04/USBOTG1_OC_B	USB Over-Current Sense for Port 1	I/O CMOS	1.8V	-	
P63	USB_OTG1_VBUS_DET	USB Port 1 Host Power Detection	I USB VBUS 5V	USB VBUS 5V	-	
P64	GPIO2_18/USBOTG1_ID	Input Pin to Announce OTG1 Device Insertion on USB 2.0 Port	I CMOS	1.8V	-	
P65	NC	Not Connect	-	-	-	
P66	NC	Not Connect	-	-	-	
P67	NC	Not Connect	-	-	-	
P68	GND	Ground	Analog	Ground	-	
P69	NC	Not Connect	-	-	-	
P70	NC	Not Connect	-	-	-	
P71	GPIO5_05/USBOTG1_PWR	USB Over-Current Sense for Port 2 or Power enable for Port 1	I/O CMOS	1.8V	-	
P72	ENET_MDC	Management bus data signal for Ethernet	O CMOS	1.8V	-	
P73	ENET_MDIO	Management bus clock signal for Ethernet	I/O CMOS	1.8V	-	
P74	NC	Not Connect	-	-	-	
P75	GPIO3_30/PCle1_RST_B	PCle1 Port reset output	I/O CMOS	1.8V	-	
P76	NC	Not Connect	-	-	-	
P77	PCle2_CLKREQ_B	PCle2 Port clock request	O CMOS	1.8V	-	
P78	PCle1_CLKREQ_B	PCle1 Port clock request	O CMOS	1.8V	-	
P79	GND	Ground	Analog	Ground	-	
P80	ETH_CLKIN_P	SerDes reference clock	O SerDes	SerDes	-	
P81	ETH_CLKIN_N					
P82	GND	Ground	Analog	Ground	-	
P83	PCle1_CLKIN_P	Differential PCle1 Link reference clock output	O PCIE	-	-	
P84	PCle1_CLKIN_N					
P85	GND	Ground	Analog	Ground	-	
P86	PCle1_RX0_P	Differential PCle1 link receive data pair	I PCIE	-	-	
P87	PCle1_RX0_N					
P88	GND	Ground	Analog	Ground	-	
P89	PCle1_TX0_P	Differential PCle1 link transmit data pair	O PCIE	-	-	
P90	PCle1_TX0_N					
P91	GND	Ground	Analog	Ground	-	
P92	HDMI_TX2_P	HDMI Port, Differential Pair Data Lines	O TMDS HDMI	-	-	
P93	HDMI_TX2_N					
P94	GND	Ground	Analog	Ground	-	
P95	HDMI_TX1_P	HDMI Port, Differential Pair Data Lines	O TMDS HDMI	-	-	
P96	HDMI_TX1_N					
P97	GND	Ground	Analog	Ground	-	
P98	HDMI_TX0_P			-	-	

Pin	Signal Name	Description	I/O Type	I/O Level	PU / PD	Comments
P99	HDMI_TX0_N	HDMI Port, Differential Pair Data Lines	O TMDS HDMI			
P100	GND	Ground	Analog	Ground	-	
P101	HDMI_TXC_P	HDMI Port, Differential Pair Clock Lines	O TMDS HDMI	-	-	
P102	HDMI_TXC_N					
P103	GND	Ground	Analog	Ground	-	
P104	HDMI_HPD	HDMI Hot Plug Active High	I OD LVTTTL	5V		
P105	HDMI_CTRL_CLK	I2C_CLK Line Dedicated to HDMI	O OD LVTTTL	5V	-	
P106	HDMI_CTRL_DAT	I2C_DAT Line Dedicated to HDMI	I/O OD LVTTTL	5V	-	
P107	HDMI_CEC_A	HDMI CEC In/Out Open-Drain Output and Schmitt Trigger Input	I/O OD LVTTTL	5V	-	
P108	P15/CSI0_PWEN_B	Camera 0 Power Enable, active low output	O CMOS	1.8V	-	
P109	GPIO2_14/CSI1_PWEN_B	Camera 1 Power Enable, active low output	O CMOS	1.8V	-	
P110	P14/CSI0_RST_B	Camera 0 reset, active low output	O CMOS	1.8V	-	
P111	GPIO2_15/CSI1_RST_B	Camera 1 reset, active low output	O CMOS	1.8V	-	
P112	P13/HDA_RST_B/BT_H_WAKE_B	High-Definition Audio Reset Output to Codec, low active	O CMOS	1.8V	-	
P113	GPIO2_13/PWM3_OUT	GPIO Pin 5 Preferred Output	I/O CMOS	1.8V	-	PWM3_OUT
P114	TACHIN/GPIO3_29/WIFI_REGON	GPIO Pin 6 Preferred Input	I/O CMOS	1.8V	-	TACHIN
P115	P06/CODEC_INT_B	GPIO Pin 7 Preferred Input	I/O CMOS	1.8V	-	
P116	P05/WIFI_WAKE_B	GPIO Pin 8 Preferred Input	I/O CMOS	1.8V	-	
P117	P00/TP_INT_B	GPIO Pin 9 Preferred Input	I/O CMOS	1.8V	-	
P118	P11/TP_RST_B	GPIO Pin 10 Preferred Input	I/O CMOS	1.8V	-	
P119	P12/TP_EN_B	GPIO Pin 11 Preferred Input	I/O CMOS	1.8V	-	
P120	GND	Ground	Analog	Ground	-	
P121	I2C4_SCL	I2C4 bus CLK	I/O OD CMOS	1.8V	PU 2k2	
P122	I2C4_SDA	I2C4 bus SDA	I/O OD CMOS	1.8V	PU 2k2	
P123	BOOT_MODE0	Input straps determine the Module boot device.	I CMOS	1.8V	PD 100k	
P124	BOOT_MODE1				PD 100k	
P125	BOOT_MODE2				PD 10k	
P126	RESET_OUT_B	General purpose reset output, active low	O OD CMOS	1.8~5V	-	
P127	RESET_IN_B	Module Reset input, active low	I OD CMOS	1.8~5V	-	
P128	ONOFF_B	Power-button input, active low	I OD CMOS	1.8V	PU 100k	
P129	UART6_TXD	Serial Data Output Port 6	O CMOS	1.8V	-	
P130	UART6_RXD	Serial Data input Port 6	I CMOS	1.8V	-	
P131	UART6_RTS	Request to Send for Port 6	O CMOS	1.8V	-	
P132	UART6_CTS	Clear to Send for Port 6	I CMOS	1.8V	-	
P133	GND	Ground	Analog	Ground	-	

Pin	Signal Name	Description	I/O Type	I/O Level	PU / PD	Comments
P134	UART1_TXD	Serial Data Output Port 1	O CMOS	1.8V	-	
P135	UART1_RXD	Serial Data input Port 1	I CMOS	1.8V	-	
P136	UART7_TXD	Serial Data Output Port 7	O CMOS	1.8V	-	
P137	UART7_RXD	Serial Data input Port 7	I CMOS	1.8V	-	
P138	UART7_RTS	Request to Send for Port 7	O CMOS	1.8V	-	
P139	UART7_CTS	Clear to Send for Port 7	I CMOS	1.8V	-	
P140	UART2_TXD	Serial Data Output Port 2	O CMOS	1.8V	-	
P141	UART2_RXD	Serial Data input Port 2	I CMOS	1.8V	-	
P142	GND	Ground	Analog	Ground	-	
P143	CAN3_TX	CAN3 Transmit Output	O CMOS	1.8V	-	
P144	CAN3_RX	CAN3 Receive Input	I CMOS	1.8V	-	
P145	CAN5_TX	CAN5 Transmit Output	O CMOS	1.8V	-	
P146	CAN5_RX	CAN5 Receive Input	I CMOS	1.8V	-	
P147	VMAIN	Module power input	Analog	3.0-5.25V		
P148	VMAIN					
P149	VMAIN					
P150	VMAIN					
P151	VMAIN					
P152	VMAIN					
P153	VMAIN					
P154	VMAIN					
P155	VMAIN					
P156	VMAIN					
S1	I2C3_SCL	I2C3 bus CLK	I/O OD CMOS	1.8V	PU 2k2	
S2	I2C3_SDA	I2C3 bus SDA	I/O OD CMOS	1.8V	PU 2k2	
S3	GND	Ground	Analog	Ground	-	
S4	NC	Not Connect	-	-	-	
S5	I2C1_SCL	I2C1 bus CLK	I/O OD CMOS	1.8V	PU 2k2	
S6	CLKO1_CSI_MCLK	Master clock output	O CMOS	1.8V	-	
S7	I2C1_SDA	I2C1 bus SDA	I/O OD CMOS	1.8V	PU 2k2	
S8	CSI0_CKP	CSI0 differential clock input	I D-PHY	-	-	Bom Option
S9	CSI0_CKN					
S10	GND	Ground	-	-	-	
S11	CSI0_DP0	CSI0 differential input	I D-PHY	-	-	Bom Option
S12	CSI0_DN0					
S13	GND	Ground	-	-	-	
S14	CSI0_DP1	CSI0 differential input	I D-PHY	-	-	Bom Option
S15	CSI0_DN1					
S16	GND	Ground	Analog	Ground	-	
S17	GBE1_TRXP0	GBE1 Differential Pair Signals for External Transformer	I/O GBE MDI	-	-	
S18	GBE1_TRXN0					
S19	GBE1_LED_10_100	GBE1 lower link speed LED	O CMOS	3.3V	-	
S20	GBE1_TRXP1	GBE1 Differential Pair Signals for External Transformer	I/O GBE MDI	-	-	
S21	GBE1_TRXN1					

Pin	Signal Name	Description	I/O Type	I/O Level	PU / PD	Comments
S22	GBE1_LED_1000	GBE1 maximum link speed LED	O CMOS	3.3V	-	
S23	GBE1_TRXP2	GBE1 Differential Pair Signals for External Transformer	I/O GBE MDI	-	-	
S24	GBE1_TRXN2					
S25	GND	Ground	Analog	Ground	-	
S26	GBE1_TRXP3	GBE1 Differential Pair Signals for External Transformer	I/O GBE MDI	-	-	
S27	GBE1_TRXN3					
S28	NC	Not Connect	-	-	-	
S29	NC	Not Connect	-	-	-	
S30	NC	Not Connect	-	-	-	
S31	GBE1_LED_ACT	Link/Activity Indication LED	O CMOS	3.3V	-	
S32	NC	Not Connect	-	-	-	
S33	NC	Not Connect	-	-	-	
S34	GND	Ground	Analog	Ground	-	
S35	NC	Not Connect	-	-	-	
S36	NC	Not Connect	-	-	-	
S37	USB_OTG2_VBUS_DET	USB Port 2 Host Power Detection	I USB VBUS 5V	USB VBUS 5V	-	
S38	AP_CODECC_MCLK	Master Clock Output to I2S Codec	O CMOS	1.8V	-	
S39	SAI1_TXFS	I2S1 Left & Right Synchronization Clock	I/O CMOS	1.8V	-	
S40	SAI1_TXD	I2S1 Digital Audio Output	O CMOS	1.8V	-	
S41	SAI1_RXD	I2S1 Digital Audio Input	I CMOS	1.8V	-	
S42	SAI1_TXC	I2S1 Digital Audio Clock	I/O CMOS	1.8V	-	
S43	GPIO5_08/XSPI_DQS	ESPI ALERT	I CMOS	1.8V	-	
S44	NC	Not Connect	-	-	-	
S45	NC	Not Connect	-	-	-	
S46	NC	Not Connect	-	-	-	
S47	GND	Ground	Analog	Ground	-	
S48	I2C3_SCL	I2C3 bus CLK	I/O OD CMOS	1.8V	PU 2k2	
S49	I2C3_SDA	I2C3 bus SDA	I/O OD CMOS	1.8V	PU 2k2	
S50	HDA_SAI3_TXFS	I2S3 Left & Right Synchronization Clock	I/O CMOS	1.8V	-	
S51	HDA_SAI3_TXD	I2S3 Digital Audio Output	O CMOS	1.8V	-	
S52	HDA_SAI3_RXD	I2S3 Digital Audio Input	I CMOS	1.8V	-	
S53	HDA_SAI3_TXC	I2S3 Digital Audio Clock	I/O CMOS	1.8V	-	
S54	SATA_ACT_B/GPIO3_20/SD3_CLK	SATA Activity Indicator	I/O CMOS	1.8V	-	
S55	NC	Not Connect	-	-	-	
S56	GPIO5_02/XSPI_DATA2	XSPI Master Data Input / Output 2	I/O CMOS	1.8V	-	
S57	GPIO5_03/XSPI_DATA3	XSPI Master Data Input / Output 3	I/O CMOS	1.8V	-	
S58	GPIO5_07/XSPI_RST_B	XSPI Master Data Input / Output	I/O CMOS	1.8V	-	
S59	NC	Not Connect	-	-	-	
S60	NC	Not Connect	-	-	-	
S61	GND	Ground	Analog	Ground	-	
S62	USB2_TXP		O USB SS	USB SS	-	

Pin	Signal Name	Description	I/O Type	I/O Level	PU / PD	Comments
S63	USB2_TXN	Transmit Signal Differential Pairs for SuperSpeed on Port 2				
S64	GND	Ground	Analog	Ground	-	
S65	USB2_RXP	Receive Signal Differential Pairs for SuperSpeed on Port 2	I USB SS	USB SS	-	
S66	USB2_RXN					
S67	GND	Ground	Analog	Ground	-	
S68	USB2_DP	USB Differential Data Pairs for Port 2	I/O USB	USB	-	
S69	USB2_DN					
S70	GND	Ground	Analog	Ground	-	
S71	USB1_TXP	Transmit Signal Differential Pairs for SuperSpeed on Port 1	O USB SS	USB SS	-	
S72	USB1_TXN					
S73	GND	Ground	Analog	Ground	-	
S74	USB1_RXP	Receive Signal Differential Pairs for SuperSpeed on Port 1	I USB SS	USB SS	-	
S75	USB1_RXN					
S76	P20/PCIe2_RST_B	PCIe2 reset output	O CMOS	1.8V	-	
S77	P21/ETH_RST_B	SerDes reset output	O CMOS	1.8V	-	
S78	ETH_RX0_P	SerDes receive data	I SerDes	-	-	
S79	ETH_RX0_N					
S80	GND	Ground	Analog	Ground	-	
S81	ETH_TX0_P	SerDes transmit data	O SerDes	-	-	-
S82	ETH_TX0_N					
S83	GND	Ground	Analog	Ground	-	
S84	PCIe2_CLKIN_P	Differential PCIe2 Link reference clock output	O PCIE	-	-	
S85	PCIe2_CLKIN_N					
S86	GND	Ground	Analog	Ground	-	
S87	PCIe2_RX0_P	Differential PCIe2 link receive data pair	I PCIE	-	-	
S88	PCIe2_RX0_N					
S89	GND	Ground	Analog	Ground	-	
S90	PCIe2_TX0_P	Differential PCIe2 link transmit data pair	O PCIE	-	-	
S91	PCIe2_TX0_N					
S92	GND	Ground	Analog	Ground	-	
S93	NC	Not Connect	-	-	-	
S94	NC	Not Connect	-	-	-	
S95	NC	Not Connect	-	-	-	
S96	NC	Not Connect	-	-	-	
S97	NC	Not Connect	-	-	-	
S98	NC	Not Connect	-	-	-	
S99	NC	Not Connect	-	-	-	
S100	NC	Not Connect	-	-	-	
S101	GND	Ground	Analog	Ground	-	
S102	NC	Not Connect	-	-	-	
S103	NC	Not Connect	-	-	-	
S104	P07/USBOTG2_ID	Input Pin to Announce OTG2 Device Insertion on USB 2.0 Port	I CMOS	1.8V	-	
S105	NC	Not Connect	-	-	-	
S106	NC	Not Connect	-	-	-	
S107	GPIO1_08/LVDS_BL_PWEN	LVDS1 Backlight Enable	O CMOS	1.8V	-	

Pin	Signal Name	Description	I/O Type	I/O Level	PU / PD	Comments
S108	LVDS1_CLK_P	LVDS1 Differential Pair Clock Lines	O LVDS	-	-	
S109	LVDS1_CLK_N					
S110	GND	Ground	Analog	Ground	-	
S111	LVDS1_TX0_P	LVDS1 Differential Pair Data0 Lines	O LVDS	-	-	
S112	LVDS1_TX0_N					
S113	NC	Not Connect	-	-	-	
S114	LVDS1_TX1_P	LVDS1 Differential Pair Data1 Lines	O LVDS	-	-	
S115	LVDS1_TX1_N					
S116	GPIO1_09/LVDS_EN	LVDS1 Power Enable	O CMOS	1.8V	-	
S117	LVDS1_TX2_P	LVDS1 Differential Pair Data2 Lines	O LVDS	-	-	
S118	LVDS1_TX2_N					
S119	GND	Ground	Analog	Ground	-	
S120	LVDS1_TX3_P	LVDS1 Differential Pair Data3 Lines	O LVDS	-	-	
S121	LVDS1_TX3_N					
S122	GPIO4_28/LVDS_BL_PWM	LVDS1 Brightness Control	O CMOS	1.8V	-	
S123	P10_GPIO13	GPIO Pin 13 Preferred Input	IO CMOS	1.8V	-	
S124	GND	Ground	Analog	Ground	-	
S125	DSI/LVDS0_TX0_P	DSI/LVDS0 Differential Pair Data0 Lines	O D-PHY/ LVDS	-	-	DSI Bom Option
S126	DSI/LVDS0_TX0_N					
S127	GPIO1_10/LCD_BL_PWEN	DSI/LVDS0 Backlight Enable	O CMOS	1.8V	-	
S128	DSI/LVDS0_TX1_P	DSI/LVDS0 Differential Pair Data1 Lines	O D-PHY/ LVDS	-	-	DSI Bom Option
S129	DSI/LVDS0_TX1_N					
S130	GND	Ground	Analog	Ground	-	
S131	DSI/LVDS0_TX2_P	DSI/LVDS0 Differential Pair Data2 Lines	O D-PHY/ LVDS	-	-	DSI Bom Option
S132	DSI/LVDS0_TX2_N					
S133	GPIO3_31/LCD_EN	DSI/LVDS0 Power Enable	O CMOS	1.8V	-	
S134	DSI/LVDS0_CLK_P	DSI/LVDS0 Differential Pair Clock Lines	O D-PHY/ LVDS	-	-	DSI Bom Option
S135	DSI/LVDS0_CLK_N					
S136	GND	Ground	Analog	Ground	-	
S137	DSI/LVDS0_TX3_P	DSI/LVDS0 Differential Pair Data3 Lines	O D-PHY/ LVDS	-	-	DSI Bom Option
S138	DSI/LVDS0_TX3_N					
S139	I2C4_SCL	I2C4 bus CLK	I/O OD CMOS	1.8V	PU 2k2	
S140	I2C4_SDA	I2C4 bus SDA	I/O OD CMOS	1.8V	PU 2k2	
S141	GPIO5_27/LCD_BL_PWM	LVDS1 Brightness Control	O CMOS	1.8V	-	
S142	P16/GPIO12	GPIO Pin 12 Preferred Input	IO CMOS	1.8V	-	
S143	GND	Ground	Analog	Ground	-	
S144	NC	Not Connect	-	-	-	
S145	WDOG1_OUTPUT_B	Watch-Dog-Timer Output, low active	O CMOS	1.8V	-	
S146	PCIe_WAKE_B/GPIO3_24/SD3_DATA2	PCIe wake up interrupt to host –common to PCIe	I CMOS	1.8V	-	
S147	LI_CELL	Low current RTC circuit backup power	Analog	2~3.25V	-	
S148	LID_B/GPIO3_21/SD3_CMD	Lid open/close indication to Module	I CMOS	1.8V	-	
S149	SLEEP_B/GPIO3_25/SD3_DATA3	Sleep indicator from Carrier Board	I CMOS	1.8V	-	

## 2 Hardware Configuration

Pin	Signal Name	Description	I/O Type	I/O Level	PU / PD	Comments
S150	VIN_PWR_BAD_B	Power bad indication from Carrier Board	I OD CMOS	1.8~5V	-	
S151	CHARGING_B/GPIO3_22/SD3_DATA0	Held low by Carrier during battery charging	I CMOS	1.8V	-	
S152	CHR_PRNT_B/GPIO3_28/BT_WAKE_B	Held low by Carrier if DC input for battery	I CMOS	1.8V	-	
S153	SYSTEM_STBY_B	Module Standby State Output	O OD CMOS	1.8~5V	-	
S154	P23/PWR_ON	Carrier PWR_ON Output	O CMOS	1.8V	-	
S155	F_RECOV_B/GPIO3_23/SD3_DATA1	Recovery mode Detect	I CMOS	1.8V	-	
S156	BATLOW_B/GPIO2_12/WIFI_CK	Battery low indication / 32.768KHz Output	O CMOS	1.8V	-	
S157	NC	Not Connect	-	-	-	
S158	GND	Ground	Analog	Ground	-	

## Chapter 3

# Software Setup

This chapter describes the procedures for installing or updating firmware on the RM-N95 module.

These operations are intended for **advanced users** familiar with SMARC carrier boards and NXP programming utilities.

**Available methods:**

- Firmware installation via USB
- Firmware installation via microSD Card

**Sections:**

- Firmware Installation via USB
  - Entering Download Mode
  - Flashing the Yocto Image
- Firmware Installation via microSD Card
  - Booting from the SD Card
  - Upgrading Firmware via USB Flash Drive

### 3.1 Firmware Installation via USB

This method allows you to program the RM-N95 module's eMMC storage directly using a host PC.

Use this approach for full OS image flashing (Yocto).

#### **⚠ Warning**

Firmware installation will erase all data on the eMMC.

Ensure stable power and correct cable connections before proceeding.

#### 3.1.1 Entering Download Mode

- 1) Connect the host PC to the RM-N95 Type-C USB port using a USB cable.



- 2) On the RM-N95 module, set **SW1** to **1–4: OFF, 2–3: ON**.




- 3) On the RP-113 carrier board, set **SW1** to **1-8: OFF, 2-7: OFF, 3-6: OFF, 4-5: OFF**.




- 4) Power on the carrier board.
- 5) The system will boot into **Download Mode**.

### 3.1.2 Flashing the Yocto Image

- 1) On the host PC, double-click **FW\_down-emmc.bat** to begin flashing the firmware image.



- 2) Wait for the process to complete. When finished, the tool will display a success message. Power off the system before disconnecting cables.



## 3.2 Firmware Installation via microSD Card

This method is intended for users who have the official IBASE firmware image package.

The RP-113 carrier board is typically pre-loaded with an OS (Yocto) in the eMMC.

If recovery or re-installation is required, follow the steps below to prepare and use a recovery microSD Card.

**⚠ Note: All data in the eMMC will be permanently erased.**

### System requirements:

- Operating System: Windows 7 or later
- Tool: NXP “uuu” (Universal Update Utility)
- SD Card: 4 GB or greater in size

#### 3.2.1 Booting from the SD Card

- 1) Insert the prepared microSD Card into slot **\*\*P3\*\*** on the RP-113 carrier board. Connect **\*\*RP-113 P25\*\*** to the host PC using a USB Type-A-to-Type-C cable. Set the RM-N95 module boot switch **\*\*SW1\*\*** to **\*\*1–4: OFF\*\***, **\*\*2–3: ON\*\*** (Download Mode).




- 2) Execute one of the following methods to flash the SD image:

- From Command Prompt:

```
uuu.exe uuu-sdcard.auto
```

- Or, double-click **\*\*FW\_down-sdcard.bat\*\***.




- 3) Wait for the flashing process to complete before removing power or media.

#### 3.2.2 Upgrading Firmware via USB Flash Drive


This method allows you to update the RM-N95 system image using a USB flash drive and recovery microSD Card.

- 1) Copy the recovery files to a **\*\*USB flash drive (FAT32 format)\*\***.  
- For Yocto/Ubuntu images, copy all recovery files to the following directory:

`/USB_flash_disk/hmsupdate/yocto/`



- 2) Insert the **\*\*recovery microSD Card\*\*** (prepared in Section 3.2.1) into the **\*\*RP-113\*\*** slot.
- 3) Insert the **\*\*USB flash drive\*\*** into the carrier board.
- 4) Set the DIP switches as follows:
  - **\*\*RP-113 SW1:\*\*** 1–8 OFF, 2–7 OFF, 3–6 OFF, 4–5 OFF
  - **\*\*RM-N95 SW1:\*\*** 1–4 ON, 2–3 ON
- 5) Power on the RP-113 board. The update progress will appear on the HDMI display.
- 6) When the message **\*\*“Flashing successfully completed”\*\*** appears, power off the board.
- 7) Remove the recovery microSD Card and USB flash drive before restarting the system.




This page is intentionally left blank.

# Appendix

**This chapter contains the following information:**

**RP-113 Dimensions**  
**RP-113 I/O View**

## A. RP-113 Dimensions



## B. RP-113 I/O View

