

Approval Sheet

Customer	
Product Number	M3CW-4GSS4C0C-E
Module speed	PC3-12800
Pin	240pin
Cl-tRCD-tRP	11-11-11
SDRAM Operating Temp	0°C~85°C
Date	25 th February 2015

Approval by Customer

P/N:

Signature:

Date:

Sales: _____ Sr. Marketing Manager: John Hsieh

Rev 1.0

The Total Solution For
Industrial Flash Storage

1. Features

Key Parameter

Industry Nomenclature	Speed Grade	Data Rate MT/s			tAA (ns)	tRCD (ns)	tRP (ns)
		CL=7	CL=9	CL=11			
PC3-12800	P	1066	1333	1600	13.75	13.75	13.75

- JEDEC Standard 240-pin Dual In-Line Memory Module
- Intend for PC3-12800 applications
- Inputs and Outputs are SSTL-15 compatible
- VDD=VDDQ= 1.5 Volt (-0.075/+0.075V)
- Bi-directional Differential Data Strobe
- DLL aligns DQ and DQS transition with CK transition
- SDRAMs have 8 internal banks for concurrent operation
- Normal and Dynamic On-Die Termination support.
- SDRAMs are 78-ball BGA Package
- 8 bit pre-fetch
- Two different termination values (Rtt_Nom & Rtt_WR)
- Auto & self refresh 7.8 μ s ($T_A \leq +85^{\circ}\text{C}$)
- 16/10/1 Addressing (row/column/rank)-4GB
- SDRAM operating temperature range $0^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$
- Programmable Device Operation:
 - Burst Type: Sequential or Interleave
 - Device CAS# Latency: 7, 9 ,11
 - Burst Length: switch on-the-fly: BL=8 or BC 4
- RoHS Compliant (*Section 12*)

2. Environmental Requirements

iDIMM's SDRAMs are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
T_{OPR}	Operating Temperature (ambient)	0 to +65	°C	1
T_{TG}	Storage Temperature	-55 to +150	°C	
H_{OPR}	Operating Humidity (relative)	10 to 90	%	
H_{TG}	Storage Humidity (without condensation)	5 to 95	%	
P_{BAR}	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1,2
1. The component maximum case temperature (Tcase) shall not exceed the value specified in the DDR DRAM component specification. 2. Up to 9850 ft.				

3. SDRAM Parameters by device density

RTT_Nom Setting	Parameter	4Gb	Units	
tRFC	REF command ACT or REF command time	260	ns	
tREFI	Average periodic refresh interval	0°C ≤ T _{CASE} ≤ 85°C	7.8	μs
		85°C ≤ T _{CASE} ≤ 95°C	3.9	μs

4. Ordering Information

DDR3 VLP UDIMM w/ECC

Part Number	Density	Speed	Organization	Number of DRAM	Number of rank	ECC
M3CW-4GSS4C0C-E	4GB	PC3-12800	512Mx72	9	1	Y

5. Pin Configurations (Front side/Back side)

X72 UDIMM

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	VREFDQ	121	Vss	31	DQ25	151	Vss	61	A2	181	A1	91	DQ41	211	Vss				
2	Vss	122	DQ4	32	Vss	152	DM3, DQS12, TDQS12	62	Vdd	182	Vdd	92	Vss	212	DM5, DQS14, TDQS14				
3	DQ0	123	DQ5	33	DQS3#	153	NC, DQS12#, TDQS12#	63	NC, CK1	183	Vdd	93	DQS5#	213	NC, DQS14#, TDQS14#				
4	DQ1	124	Vss	34	DQS3	154	Vss	64	NC, CK1#	184	CK0	94	DQS5	214	Vss				
5	Vss	125	DM0, DQS9, TDQS9	35	Vss	155	DQ30	65	Vdd	185	CK#0	95	Vss	215	DQ46				
6	DQS0#	126	NC, DQS9#, TDQS9#	36	DQ26	156	DQ31	66	Vdd	186	Vdd	96	DQ42	216	DQ47				
7	DQS0	127	Vss	37	DQ27	157	Vss	67	VREFCA	187	EVENT#, NC	97	DQ43	217	Vss				
8	Vss	128	DQ6	38	Vss	158	CB4,NC	68	PAR_IN,NC	188	A0	98	Vss	218	DQ52				
9	DQ2	129	DQ7	39	CB0,NC	159	CB5,NC	69	Vdd	189	Vdd	99	DQ48	219	DQ53				
10	DQ3	130	Vss	40	CB1,NC	160	Vss	70	A10/AP	190	BA1	100	DQ49	220	Vss				
11	Vss	131	DQ12	41	Vss	161	DM8, DQS17, TDQS17	71	BA0	191	Vdd	101	Vss	221	DM6, DQS15, TDQS15				
12	DQ8	132	DQ13	42	DQS8#	162	NC, DQS17#, TDQS17#	72	Vdd	192	RAS#	102	DQS6#	222	NC, DQS15#, TDQS15#				
13	DQ9	133	Vss	43	DQS8	163	Vss	73	WE#	193	S0#	103	DQS6	223	Vss				
14	Vss	134	DM1, DQS10, TDQS10	44	Vss	164	CB6,NC	74	CAS#	194	Vdd	104	Vss	224	DQ54				
15	DQS1#	135	NC, DQS10#, TDQS10#	45	CB2,NC	165	CB7,NC	75	Vdd	195	ODT0	105	DQ50	225	DQ55				
16	DQS1	136	Vss	46	CB3,NC	166	Vss	76	S1#,NC	196	A13	106	DQ51	226	Vss				
17	Vss	137	DQ14	47	Vss	167	NC	77	ODT1,NC	197	Vdd	107	Vss	227	DQ60				
18	DQ10	138	DQ15	48	V _{TT} ,NC	168	RESET#	78	Vdd	198	S3#,NC	108	DQ56	228	DQ61				
19	DQ11	139	Vss	49	V _{TT} ,NC	169	CKE1,NC	79	S2#,NC	199	Vss	109	DQ57	229	Vss				
20	Vss	140	DQ20	50	CKE0	170	Vdd	80	Vss	200	DQ36	110	Vss	230	DM7, DQS16, TDQS16				
21	DQ16	141	DQ21	51	Vdd	171	A15,NC	81	DQ32	201	DQ37	111	DQS7#	231	NC, DQS16#, TDQS16#				
22	DQ17	142	Vss	52	BA2	172	A14	82	DQ33	202	Vss	112	DQS7	232	Vss				
23	Vss	143	DM2, DQS11, TDQS11	53	ERR_Out#, NC	173	Vdd	83	Vss	203	DM4, DQS13, TDQS13	113	Vss	233	DQ62				
24	DQS2#	144	NC, DQS11#, TDQS11#	54		174	A12/BC#	84	DQS4#	204	NC, DQS13#, TDQS13#	114	DQ58	234	DQ63				
25	DQS2	145	Vss	55	A11	175	A9	85	DQS4	205	Vss	115	DQ59	235	Vss				
26	Vss	146	DQ22	56	A7	176	Vdd	86	Vss	206	DQ38	116	Vss	236	VDDSPD				
27	DQ18	147	DQ23	57	Vdd	177	A8	87	DQ34	207	DQ39	117	SA0	237	SA0				
28	DQ19	148	Vss	58	A5	178	A6	88	DQ35	208	Vss	118	SCL	238	SA1				
29	Vss	149	DQ28	59	A4	179	Vdd	89	Vss	209	DQ44	119	SA2	239	Vss				
30	DQ24	150	DQ29	60	Vdd	180	A3	90	DQ40	210	DQ45	120	V _{TT}	240	V _{TT}				

NC = No Connect, RFU = Reserved for Future Use


6. Architecture

Pin Definition

Pin Name	Description	Pin Name	Description
A0 - A13 (A14 or A15)	SDRAM address bus	SCL	Serial Presence Detect Clock Input
BA0 - BA1 (or BA2)	SDRAM Bank Address Inputs	SDA	Serial Presence Detect Data input/output
/RAS	SDRAM row address strobe	SA0 – SA2	Serial Presence Detect Address Inputs
/CAS	SDRAM column address strobe	VDD	Power Supply
/WE	SDRAM write enable	VDDID	VDD Identification Flag
/S0 - /S1	DIMM Rank Select Lines	VDDQ	SDRAM I/O Driver power supply
CK0 – CKE1	SDRAM clock enable lines	VREFDQ	SDRAM I/O Reference supply
DQ0 – DQ63	DIMM memory data bus	VREFCA	SDRAM Command/address reference supply.
CB0 – CB7	DIMM ECC check bit	Vss	Ground
DQS0 – DQS8 /DQS0-/DQS8	SDRAM data strobes	VDDSPD	Serial EEPROM positive power supply
DM0 – DM8	SDRAM data masks	NC	Spare Pin
ODT0-ODT1	Spare Pin	/Reset	Reset enable
CK0 – CK1 /CK0 - /CK1	Differential SDRAM Clocks	Event#	Reserved for optional temperature-sensing hardware
RSVD	Reserved for future use.	VTT	SDRAM I/O termination supply.

7. Function Block Diagram:

- (4GB, 1 Rank, 512Mx8 DDR3 SDRAMs)



8. SDRAM Absolute Maximum Ratings

Symbol	Parameter		Rating	Units	Note
T_{OPER}	Operation Temperature	Normal Operating Temp.	0 to 85	°C	1,2
		Extended Temp.(optional)	85 to 95	°C	1,3
T_{STG}	Storage Temperature		-55 to 100	°C	4,5
V_{IN}, V_{OUT}	Voltage on any pins relative to Vss		-0.4 to +1.975	V	4
V_{DD}	Voltage on VDD supply relative to Vss		-0.4 to +1.975	V	4,6
V_{DDQ}	Voltage on VDDQ supply relative to Vss		-0.4 to +1.975	V	4,6

Note:

1. Operating Temperature T_{OPER} is the case surface temperature on the center / top side of the DRAM.

For measurement conditions, please refer to the JEDEC document JESD51-2.

2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85 °C under all operating conditions.

3. Some applications require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C case temperature. Full specifications are supported in this range, but the following additional conditions apply:

a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 µs. It is also possible to specify a component with 1X refresh (tREFI to 7.8µs) in the Extended Temperature Range. Please refer to supplier data sheet and/or the DIMM SPD for option availability.

b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 =0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 =0b). Please refer to the supplier data sheet and/or the DIMM SPD for Auto Self-Refresh option availability, Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.

4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

5. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

6. VDD and VDDQ must be within 300 mV of each other at all times;and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV; VREF may be equal to or less than 300 mV

9. DRAM AC & DC Operating

Symbol	Parameter	Min	Typ.	Max	Units	Notes
Recommended DC Operating Conditions						
V _D D	Supply Voltage	1.425	1.5	1.575	V	1,2
V _D DQ	Supply Voltage	1.425	1.5	1.575	V	1,2
Single Ended AC/DC Input Levels						
V _I H (DC)	DC Input High (Logic1) Voltage	V _R EF + 0.1	-	V _D D	V	3
V _I L (DC)	DC Input Low (Logic 0) Voltage	V _S S	-	V _R EF - 0.1	V	3
V _I H (AC)	AC Input High (Logic1) Voltage	V _R EF+ 0.175	-	-	V	3
V _I L (AC)	AC Input Low (Logic 0) Voltage	-	-	V _R EF - 0.175	V	3
V _R EF _D Q (DC)	Reference Voltage for DQ, DM inputs	0.49V _D DQ	0.5V _D DQ	0.51V _D DQ	V	4,5
V _R EF _C A (DC)	Reference Voltage for ADD,CMD inputs	0.49V _D DQ	0.5V _D DQ	0.51V _D DQ	V	4,5
Single Ended AC/DC output Levels						
V _O H (DC)	DC output high measurement level (for IV curve linearity)	-	0.8 x V _D DQ	-	V	
V _O M (DC)	DC output mid measurement level (for IV curve linearity)	-	0.5 x V _D DQ	-	V	
V _O L (DC)	DC output low measurement level (for IV curve linearity)	-	0.2 x V _D DQ	-	V	
V _O H (AC)	AC output high measurement level (for output SR)	-	V _T T + 0.1 x V _D DQ	-	V	6
V _O L (AC)	AC output low measurement level (for output SR)		V _T T - 0.1 x V _D DQ	-	V	6

Symbol	Parameter	Min	Typ.	Max	Units	Notes
Differential AC/DC Input Levels						
VIHdiff	Differential Input high	+0.2	-	Note 9	V	7
VILdiff	Differential Input logic Low	Note 9	-	-0.2	V	7
VIHdiff(ac)	Differential Input high ac	$2^* (VIH(AC) - VREF)$	-	Note 9	V	8
VILdiff(ac)	Differential Input logic Low ac	Note 9	-	$2^* (VREF - VIL(AC))$	V	8
Differential AC and DC Output Levels						
VOHdiff(AC)	AC differential output high measurement level (for output SR)	-	$+ 0.2 \times VDDQ$	-	V	10
VOLdiff(AC)	AC differential output low measurement level (for output SR)	-	$- 0.2 \times VDDQ$	-	V	10
Note:						
1.	Under all conditions VDDQ must be less than or equal to VDD.					
2.	VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.					
3.	For DQ and DM, Vref = VrefDQ. For input only pins except RESET#, Vref = VrefCA.					
4.	The ac peak noise on VRef may not allow VRef to deviate from VRef(DC) by more than +/-1% VDD (for reference: approx. +/- 15 mV).					
5.	For reference: approx. VDD/2 +/- 15 mV.					
6.	The swing of $\pm 0.1 \times VDDQ$ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to VTT = VDDQ/2					
7.	Used to define a differential signal slew-rate.					
8.	For CK - CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS#, DQL, DQL#, DQSU , DQSU# use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.					
9.	These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQL, DQL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single- ended signals as well as the limitations for overshoot and undershoot.					
10.	The swing of $\pm 0.2 \times VDDQ$ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40 Ω and an effective test load of 25 Ω to VTT = VDDQ/2 at each of the differential outputs.					


10. Operating, Standby, and Refresh Currents

- 4GB UDIMM w/ECC (1 Rank, 512Mx8 DDR3 SDRAMs $T_{CASE} = 0^{\circ}\text{C} \sim 70^{\circ}\text{C}$)

Symbol	Parameter/Condition		PC3-12800	Unit
I DD0	One bank; Active - Precharge		279	mA
I DD1	One bank; Active - Read - Precharge		378	mA
I DD2N	Precharge Standby Current		117	mA
IDD2NT	Precharge Standby ODT Current		135	mA
I DD2P	Precharge Power Down Current	Fast Mode	99	mA
	Precharge Power Down Current	Slow Mode	99	mA
I DD2Q	Pecharge Quiet Standby Current		108	mA
I DD3N	Active Standby Current		207	mA
I DD3P	Active Power-Down Current		99	mA
I DD4R	Operating Current Burst Read		675	mA
I DD4W	Operating Current Burst Write		675	mA
I DD5B	Burst Refresh Current		1800	mA
I DD6	Self-Refresh Current: Normal Temperature Range		135	mA
I DD7	Operating Bank Interleave Read Current		1215	mA
I DD8	RESET Low Current		135	mA

11. PACKAGE DIMENSION

- (4GB, 1 Rank, 512Mx8 DDR3 base UDIMM)



12. RoHS Declaration

innodisk

Declaration of Conformity

We, InnoDisk Co., Ltd, here declare the product M3CW-4GSS4C0C-(X) complies with the requirement of RoHS directives 2002/95/EC and 2006/122/EC.

Innodisk ensures the above product meets RoHS requirements of six restricted substances. This declaration is based on vendor supplied analysis/MSDS, material certifications, and/ or 3rd party test reports of the component/ raw materials used in the manufacture of products.

✳ RoHS Exemptions Applied Of 7(C)-I for Resist.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
Cd	< 100 ppm
Pb	< 1000 ppm
Hg	< 1000 ppm
Chromium VI (Cr+6)	< 1000 ppm
Polybromodiphenyl ether (PBDE)	< 1000 ppm
Polybrominated Biphenyls (PBB)	< 1000 ppm
Perfluorooctane Sulfonate (PFOS)	Not Contained

Date issued : 2014/09/01

Manufacturer: : Innodisk Co., Ltd.
Address : 221 5F, No. 237, Sec.1 Datong Rd., Xizhi City, New Taipei City, Taiwan

Authorized Signature :

QA Dept. Director – Ryan Tsai

13. Revision Log

Rev	Date	Modification
0.1	2 nd February 2015	Preliminary Edition
1.0	2 nd February 2015	Official released.